UPD424100LB-80 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> UPD424100LB-80

UPD424100LB-80: DescriptionFast Page DRAM, 4MX1, 80ns, CMOS, PDSO20, PLASTIC, SOJ-26/20; Categorystorage storage; File Size312KB，16 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric Compare View All

UPD424100LB-80 Overview

Fast Page DRAM, 4MX1, 80ns, CMOS, PDSO20, PLASTIC, SOJ-26/20

UPD424100LB-80 Parametric

Parameter Name	Attribute value
Maker	NEC Electronics
package instruction	PLASTIC, SOJ-26/20
Reach Compliance Code	unknown
access mode	FAST PAGE
Maximum access time	80 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 code	R-PDSO-J20
length	17.4 mm
memory density	4194304 bit
Memory IC Type	FAST PAGE DRAM
memory width	1
Number of functions	1
Number of ports	1
Number of terminals	20
word count	4194304 words
character code	4000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4MX1
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
refresh cycle	1024
Maximum seat height	3.8 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL
width	8.89 mm

Preview

Download Datasheet

View All

UPD424100LB-80 Related Products

	UPD424100LB-80	UPD424100LB-10	UPD424100LB-70
Description	Fast Page DRAM, 4MX1, 80ns, CMOS, PDSO20, PLASTIC, SOJ-26/20	Fast Page DRAM, 4MX1, 100ns, CMOS, PDSO20, PLASTIC, SOJ-26/20	Fast Page DRAM, 4MX1, 70ns, CMOS, PDSO20, PLASTIC, SOJ-26/20
package instruction	PLASTIC, SOJ-26/20	PLASTIC, SOJ-26/20	PLASTIC, SOJ-26/20
Reach Compliance Code	unknown	unknown	unknown
access mode	FAST PAGE	FAST PAGE	FAST PAGE
Maximum access time	80 ns	100 ns	70 ns
Other features	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH	RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 code	R-PDSO-J20	R-PDSO-J20	R-PDSO-J20
length	17.4 mm	17.4 mm	17.4 mm
memory density	4194304 bit	4194304 bit	4194304 bit
Memory IC Type	FAST PAGE DRAM	FAST PAGE DRAM	FAST PAGE DRAM
memory width	1	1	1
Number of functions	1	1	1
Number of ports	1	1	1
Number of terminals	20	20	20
word count	4194304 words	4194304 words	4194304 words
character code	4000000	4000000	4000000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C
organize	4MX1	4MX1	4MX1
Output characteristics	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOJ	SOJ	SOJ
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Certification status	Not Qualified	Not Qualified	Not Qualified
refresh cycle	1024	1024	1024
Maximum seat height	3.8 mm	3.8 mm	3.8 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	J BEND	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
width	8.89 mm	8.89 mm	8.89 mm
Maker	NEC Electronics	-	NEC Electronics

Recommended Resources

Analysis of the role and working principle of inductors

Fuse blown indication circuit 2

HT-2821 series (dual tone) circuit

Differential retainer

Isolated sensor bridge system measurement circuit

Zero type rectifier and voltage stabilizing circuit

FPGA Design of High-Speed Data Acquisition System: ...; 至芯科技FPGA大牛 FPGA/CPLD

mRNA vaccine badge: Data scientist Paul Klinger created a small badge that shows a schematic of an mRNA vaccine nanoparticle and flashes the RNA sequence of the Moderna or Pfizer vaccine.The badge uses an ATtiny1617 micr...; dcexpert DIY/Open Source Hardware

GPIO circuit principle of STM32: GPIO is the abbreviation of general purpose input/output port, which is a controllable pin of STM32. GPIO pins are connected to external hardware devices to realize the functions of external communica...; 可乐zzZ stm32/stm8

Generate compensation ramp: How do I generate a compensation ramp for peak current control in DSP?...; lzx_18570633112 DSP and ARM Processors

Purgatory Legend-RAM War.pdf: Purgatory Legend-RAM War.pdf...; zxopenljx EE_FPGA Learning Park

AD19, making 3D animation, "The 3D Movie Panel is disabled in 2D" How to solve it?: RT! The software is altium designer19...; oyhprince PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components