EEWORLDEEWORLDEEWORLD

Part Number

Search

ASL-FREQ-I-R-S-B

Description
HCMOS/TTL Output Clock Oscillator, 70.001MHz Min, 125MHz Max, ROHS COMPLIANT, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size896KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ASL-FREQ-I-R-S-B Overview

HCMOS/TTL Output Clock Oscillator, 70.001MHz Min, 125MHz Max, ROHS COMPLIANT, SMD, 4 PIN

ASL-FREQ-I-R-S-B Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Manufacturer's serial numberASL
Installation featuresSURFACE MOUNT
Maximum operating frequency125 MHz
Minimum operating frequency70.001 MHz
Maximum operating temperature50 °C
Minimum operating temperature
Oscillator typeHCMOS/TTL
Output load10 TTL, 15 pF
physical size7.0mm x 5.08mm x 1.8mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceGold (Au)
5.0V HCMOS/TTL COMPATIBLE SMD CRYSTAL CLOCK OSCILLATOR
ASL Series
FEATURES:
• HCMOS and TTL compatible.
• Available optional -40°C to 85°C extended temperature.
• Tri-state Enable/Disable function.
• IR reflow capable
• Seam sealed.
Pb
RoHS
Compliant
APPLICATIONS:
• Provide clock signals for microprocessors,
PC mainboards, Graphic cards.
• High output drive capability applications.
• Personal computer, Laptop computer
7.0 x 5.08 x 1.8 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N:
Frequency range:
Operating temperature:
Storage temperature:
Overall frequency stability:
Supply voltage (Vdd):
Input current:
Symmetry at 1/2Vdd:
Rise and fall time (Tr/Tf):
Output load:
Output voltage:
Start-up time:
Tri-state function :
Aging at 25°C/year:
RMS jitter:
Peak to Peak jitter:
Power down curent
(B option):
ASL Series
1.000 ~ 125.000 MHz
-10° C to + 70° C (See Options)
- 55° C to + 125° C
± 100 ppm max. (see options)
5.0 V ± 10%
See Table 1
40/60 % max. (see options)
See Table 1
10TTL or 50 pF (1MHz to 70MHz)
10TTL or 15 pF (70.001MHz to 125MHz)
VOH = 0.9 * Vdd min.
VOL = 0.4 * Vdc max.
10 ms max.
"1" (VIH ≥ 0.7*Vdd) or open: Oscillation
"0" (VIL < 0.3*Vdd) : Hi Z
±5ppm max.
± 25ps max.
± 100ps max.
10µA max.
Table 1
Freq.
(MHz)
1.0 ~ 34.99
35.0 ~ 60.0
Idd max.
(mA)
25
40
Tr/Tf max.
(nSec)
10
5
Freq.
(MHz)
60.01~100.0
100.01 ~ 125
Idd max.
(mA)
60
80
Tr/Tf max.
(nSec)
5
2.5
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ASL - Frequency -
I
D
E
F
N
L
J*
R
K
H
C
-
-
-
-
-
Packaging
Operating Temp. Range
Overall Frequency Stability
0°C to +50°C
-10°C to +60°C
-20°C to +70°C
-30°C to +70°C
-30°C to +85°C
-40°C to +85°C
±20ppm
±25ppm
±30ppm
±35ppm
±50ppm
Blank
T
T5
Bulk
Tape & Reel (1k)
Tape & Reel (500)
*Temp. option I, D, E, and -10°C to +70°C only
Power down
Blank
B
Symmetry
Tri-state
Tri-state with PD
Output Load
S
S1
45/55%@1/2Vdd
45/55%@1/4Vdd
50
50pF
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 08.31.09
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
TouchGFX Design" + graph waveform drawing 2
Currently, the demo is simulated based on the PC platform. Since the memory of the development board is too small, only the basic transplantation is performed. Screen1 is a function similar to the rot...
邵少少 stm32/stm8
Let you know the composition and indicators of the voltage-stabilized power supply module
[align=center][color=rgb(85, 85, 85)][font=微软雅黑][size=12px][img]http://www.hiecube.com/uploadfile/b/n24qPnGNbjjSph6t0BVb.jpg[/img][/size][/font][/color][/align] [color=rgb(85, 85, 85)][font=微软雅黑][size...
tgd343310381 Power technology
FPGA_100 Days Journey_Matrix Keyboard Design
...
至芯科技FPGA大牛 FPGA/CPLD
Playing with Zynq Serial 27 - Exporting PS hardware configuration and creating a new SDK project
1 OverviewAfter configuring the PL project of the PS and completing the compilation, you need to export the hardware configuration of the PS as the BSP ( Board Support Package ) of the SDK . Then you ...
ove学习使我快乐 FPGA/CPLD
Recommend an FPGA development board, with schematic diagram
[i=s]This post was last edited by littleshrimp on 2020-12-29 08:21[/i]The Black Gold AXU2CGx development board uses Xinlinx's XUZU2CG. This is a very cost-effective development board, with an official...
littleshrimp Special Edition for Assessment Centres
FAQ: Developing secure IoT edge-to-cloud applications on Linux using PKCS #11 and secure devices
Live Topic : Developing secure IoT edge devices to cloud applications for Linux systems using PKCS #11 and security devices | Microchip Security Solutions Series Seminar 18Content Introduction: In thi...
EEWORLD社区 Security Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号