HY5DU12422BT-D4 datasheet, PDF

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > storage> storage> HY5DU12422BT-D4

Preview

HY5DU12422BT-D4: DescriptionDDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66; Categorystorage storage; File Size393KB，37 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HY5DU12422BT-D4 Overview

DDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66

HY5DU12422BT-D4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	TSOP2
package instruction	TSOP2, TSSOP66,.46
Contacts	66
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.7 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PDSO-G66
length	22.225 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	66
word count	134217728 words
character code	128000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSSOP66,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.6 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.194 mm
self refresh	YES
Continuous burst length	2,4,8
Maximum standby current	0.01 A
Maximum slew rate	0.54 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.5 V
Nominal supply voltage (Vsup)	2.6 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

HY5DU12422BT-D4 Preview

HY5DU12422B(L)TP

HY5DU12822B(L)TP

HY5DU121622B(L)TP

512Mb DDR SDRAM

HY5DU12422B(L)TP

HY5DU12822B(L)TP

HY5DU121622B(L)TP

This document is a general product description and is subject to change without notice. Hynix semiconductor does not assume

any responsibility for use of circuits described. No patent licenses are implied.

Rev 0.1 / May 2004

1

HY5DU12422B(L)TP

HY5DU12822B(L)TP

HY5DU121622B(L)TP

Revision History

Revision No.

0.1

History

Initial Draft

Draft Date

May 2004

Remark

Rev. 0.1 / May 2004

2

HY5DU12422B(L)TP

HY5DU12822B(L)TP

HY5DU121622B(L)TP

DESCRIPTION

The HY5DU12422B(L)TP, HY5DU12822B(L)TP and HY5DU121622B(L)TP are a 536,870,912-bit CMOS Double Data

Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density

and high bandwidth.

This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the

clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,

Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-

nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible

with SSTL_2.

FEATURES

•

V

DD

, V

DDQ

= 2.5V +/- 0.2V

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock inputs (CK, /CK) operation

Double data rate interface

Source synchronous - data transaction aligned to

bidirectional data strobe (DQS)

x16 device has two bytewide data strobes (UDQS,

LDQS) per each x8 I/O

Data outputs on DQS edges when read (edged DQ)

Data inputs on DQS centers when write (centered

DQ)

On chip DLL align DQ and DQS transition with CK

transition

DM mask write data-in at the both rising and falling

edges of the data strobe

•

All addresses and control inputs except data, data

strobes and data masks latched on the rising edges

of the clock

Programmable /CAS latency 2 / 2.5 supported

Programmable burst length 2 / 4 / 8 with both

sequential and interleave mode

Internal four bank operations with single pulsed

/RAS

Auto refresh and self refresh supported

tRAS lock out function supported

8192 refresh cycles / 64ms

JEDEC standard 400mil 66pin TSOP-II with 0.65mm

pin pitch

Full and Half strength driver option controlled by

EMRS

Lead-free package

•

ORDERING INFORMATION

Part No.

HY5DU12422B(L)TP-X*

HY5DU12822B(L)TP-X*

HY5DU121622B(L)TP-X*

OPERATING FREQUENCY

Package

400mil 66pin

TSOP-II

(Lead-free)

Configuration

128Mx4

64Mx8

32Mx16

Grade

-J

-M

-K

-H

-L

CL2

133MHz

100MHz

CL2.5

166MHz

133MHz

125MHz

Remark

(CL-tRCD-tRP)

DDR333 (2.5-3-3)

DDR266 (2-2-2)

DDR266A (2-3-3)

DDR266B (2.5-3-3)

DDR200 (2-2-2)

* X means speed grade

Rev 0.1 / July 2003

3

HY5DU12422B(L)TP

HY5DU12822B(L)TP

HY5DU121622B(L)TP

PIN CONFIGURATION

x4

VDD

NC

VDDQ

NC

DQ0

VSSQ

NC

VDDQ

NC

DQ1

VSSQ

NC

VDDQ

NC

VDD

NC

/WE

/CAS

/RAS

/CS

NC

BA0

BA1

A10/AP

A0

A1

A2

A3

VDD

x8

VDD

DQ0

VDDQ

NC

DQ1

VSSQ

NC

DQ2

VDDQ

NC

DQ3

VSSQ

NC

VDDQ

NC

VDD

NC

/WE

/CAS

/RAS

/CS

NC

BA0

BA1

A10/AP

A0

A1

A2

A3

VDD

x16

VDD

DQ0

VDDQ

DQ1

DQ2

VSSQ

DQ3

DQ4

VDDQ

DQ5

DQ6

VSSQ

DQ7

NC

VDDQ

LDQS

NC

VDD

NC

LDM

/WE

/CAS

/RAS

/CS

NC

BA0

BA1

A10/AP

A0

A1

A2

A3

VDD

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

66

65

64

63

62

61

60

59

58

57

56

55

54

53

52

51

50

49

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

x16

VSS

DQ15

VSSQ

DQ14

DQ13

VDDQ

DQ12

DQ11

VSSQ

DQ10

DQ9

VDDQ

DQ8

NC

VSSQ

UDQS

NC

VREF

VSS

UDM

/CK

CK

CKE

NC

A12

A11

A9

A8

A7

A6

A5

A4

VSS

x8

VSS

DQ7

VSSQ

NC

DQ6

VDDQ

NC

DQ5

VSSQ

NC

DQ4

VDDQ

NC

VSSQ

DQS

NC

VREF

VSS

DM

/CK

CK

CKE

NC

A12

A11

A9

A8

A7

A6

A5

A4

VSS

x4

VSS

NC

VSSQ

NC

DQ3

VDDQ

NC

VSSQ

NC

DQ2

VDDQ

NC

VSSQ

DQS

NC

VREF

VSS

DM

/CK

CK

CKE

NC

A12

A11

A9

A8

A7

A6

A5

A4

VSS

400mil X 875mil

66pin TSOP -II

0.65mm pin pitch

(Lead-free)

ROW AND COLUMN ADDRESS TABLE

ITEMS

Organization

Row Address

Column Address

Bank Address

Auto Precharge Flag

Refresh

128Mx4

32M x 4 x 4banks

A0 - A12

A0-A9, A11, A12

BA0, BA1

A10

8K

64Mx8

16M x 8 x 4banks

A0 - A12

A0-A9, A11

BA0, BA1

A10

8K

32Mx16

8M x 16 x 4banks

A0 - A12

A0-A9

BA0, BA1

A10

8K

Rev. 0.1 / May 2004

4

HY5DU12422B(L)TP

HY5DU12822B(L)TP

HY5DU121622B(L)TP

PIN DESCRIPTION

CK, /CK

TYPE

Input

DESCRIPTION

Clock: CK and /CK are differential clock inputs. All address and control input signals are

sampled on the crossing of the positive edge of CK and negative edge of /CK. Output

(read) data is referenced to the crossings of CK and /CK (both directions of crossing).

Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and

device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER

DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row

ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF

REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE

must be maintained high throughout READ and WRITE accesses. Input buffers, excluding

CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are

disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW

level after Vdd is applied.

Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com-

mands are masked when CS is registered high. CS provides for external bank selection on

systems with multiple banks. CS is considered part of the command code.

Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-

CHARGE command is being applied.

Address Inputs: Provide the row address for ACTIVE commands, and the column address

and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the

memory array in the respective bank. A10 is sampled during a precharge command to

determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10

HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The

address inputs also provide the op code during a MODE REGISTER SET command. BA0

and BA1 define which mode register is loaded during the MODE REGISTER SET command

(MRS or EMRS).

Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being

entered.

Input Data Mask: DM is an input mask signal for write data. Input data is masked when

DM is sampled HIGH along with that input data during a WRITE access. DM is sampled

on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ

and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corre-

sponds to the data on DQ8-Q15.

Data Strobe: Output with read data, input with write data. Edge aligned with read data,

centered in write data. Used to capture write data. For the x16, LDQS corresponds to the

data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.

Data input / output pin : Data bus

Power supply for internal circuits and input buffers.

Power supply for output buffers for noise immunity.

Reference voltage for inputs for SSTL interface.

No connection.

CKE

Input

/CS

Input

BA0, BA1

Input

A0 ~ A12

Input

/RAS, /CAS, /WE

Input

DM

(LDM,UDM)

Input

DQS

(LDQS,UDQS)

DQ

V

DD

/V

SS

V

DDQ

/V

SSQ

V

REF

NC

I/O

Supply

NC

Rev. 0.1 / May 2004

5

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

HY5DU12422BT-D4 Related Products

	HY5DU12422BT-D4	HY5DU12422BT-D43
Description	DDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66	DDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66, 0.400 X 0.875 INCH, 0.65 MM PITCH, TSOP2-66
Is it Rohs certified?	incompatible	incompatible
Maker	SK Hynix	SK Hynix
Parts packaging code	TSOP2	TSOP2
package instruction	TSOP2, TSSOP66,.46	TSOP2, TSSOP66,.46
Contacts	66	66
Reach Compliance Code	compliant	compliant
ECCN code	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	0.7 ns	0.7 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	200 MHz	200 MHz
I/O type	COMMON	COMMON
interleaved burst length	2,4,8	2,4,8
JESD-30 code	R-PDSO-G66	R-PDSO-G66
length	22.225 mm	22.225 mm
memory density	536870912 bit	536870912 bit
Memory IC Type	DDR DRAM	DDR DRAM
memory width	4	4
Number of functions	1	1
Number of ports	1	1
Number of terminals	66	66
word count	134217728 words	134217728 words
character code	128000000	128000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C
organize	128MX4	128MX4
Output characteristics	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2
Encapsulate equivalent code	TSSOP66,.46	TSSOP66,.46
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED
power supply	2.6 V	2.6 V
Certification status	Not Qualified	Not Qualified
refresh cycle	8192	8192
Maximum seat height	1.194 mm	1.194 mm
self refresh	YES	YES
Continuous burst length	2,4,8	2,4,8
Maximum standby current	0.01 A	0.01 A
Maximum slew rate	0.54 mA	0.54 mA
Maximum supply voltage (Vsup)	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.5 V	2.5 V
Nominal supply voltage (Vsup)	2.6 V	2.6 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	10.16 mm	10.16 mm

Recommended Resources

DZL33-10 leakage protector circuit

Application examples of LM381a

STK4192 II power amplifier circuit diagram

Infant attention training device circuit

Typical application circuit diagram of DC and DC converter composed of SI9114

Tube amplifier CS8412+PCM63 classic design circuit diagram

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components