liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be ex-
pected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon
Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. I
12/01/2011
1
IS42S16400F
IS45S16400F
GENERAL DESCRIPTION
The 64Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V
memory systems containing 67,108,864 bits. Internally
configured as a quad-bank DRAM with a synchronous
interface. Each 16,777,216-bit bank is organized as 4,096
rows by 256 columns by 16 bits.
The 64Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 64Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE function
enabled. Precharge one bank while accessing one of the
other three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
SDRAM read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0,
BA1 select the bank; A0-A11 select the row). The READ
or WRITE commands in conjunction with address bits
registered are used to select the starting column location
for the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations, or full page, with a burst terminate
option.
FUNCTIONAL BLOCK DIAGRAM
CLK
CKE
CS
RAS
CAS
WE
A10
DQM
COMMAND
DECODER
&
CLOCK
GENERATOR
DATA IN
BUFFER
16
16
MODE
REGISTER
12
REFRESH
CONTROLLER
DQ 0-15
SELF
REFRESH
CONTROLLER
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
12
16
DATA OUT
BUFFER
V
DD
/V
DDQ
GND/GNDQ
16
REFRESH
COUNTER
4096
4096
4096
4096
ROW DECODER
MULTIPLEXER
12
MEMORY CELL
ARRAY
ROW
ADDRESS
LATCH
12
ROW
ADDRESS
BUFFER
BANK 0
SENSE AMP I/O GATE
COLUMN
ADDRESS LATCH
8
256K
(x 16)
BANK CONTROL LOGIC
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
8
2
Integrated Silicon Solution, Inc. — www.issi.com
Rev. I
12/01/2011
IS42S16400F
IS45S16400F
PIN CONFIGURATION
PACKAge Code: B 54 BALL fBgA (Top View) (8 mm x 8 mm Body, 0.8 mm Ball Pitch)
1 2 3 4 5 6 7 8 9
A
B
C
D
E
F
G
H
J
GND DQ15 GNDQ
DQ14 DQ13 VDDQ
DQ12 DQ11 GNDQ
DQ10 DQ9 VDDQ
DQ8
NC
GND
CKE
A9
A6
A4
VDDQ DQ0
GNDQ DQ2
VDDQ DQ4
GNDQ DQ6
VDD
DQ1
DQ3
DQ5
VDD DQML DQ7
CAS
BA0
A0
A3
RAS
BA1
A1
A2
WE
CS
A10
VDD
DQMH CLK
NC
A8
GND
A11
A7
A5
PIN DESCRIPTIONS
A0-A11
A0-A7
BA0, BA1
dQ0 to dQ15
CLK
CKe
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Addresses
data I/o
System Clock Input
Clock enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
LdQM, UdQM
V
dd
gNd
V
ddq
gNdQ
NC
Write enable
x16 Input/output Mask
Power
ground
Power Supply for I/o Pin
ground for I/o Pin
No Connection
Integrated Silicon Solution, Inc. — www.issi.com
Rev. I
12/01/2011
3
IS42S16400F
IS45S16400F
PIN CONFIGURATIONS
54 pin TSOP - Type II
V
DD
DQ0
V
DD
Q
DQ1
DQ2
GNDQ
DQ3
DQ4
V
DD
Q
DQ5
DQ6
GNDQ
DQ7
V
DD
LDQM
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
GND
DQ15
GNDQ
DQ14
DQ13
V
DD
Q
DQ12
DQ11
GNDQ
DQ10
DQ9
V
DD
Q
DQ8
GND
NC
UDQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
GND
PIN DESCRIPTIONS
A0-A11
A0-A7
BA0, BA1
DQ0 to DQ15
CLK
CKE
CS
RAS
CAS
Row Address Input
Column Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
LDQM
UDQM
V
dd
GND
V
ddq
GND
q
NC
Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
4
Integrated Silicon Solution, Inc. — www.issi.com
Rev. I
12/01/2011
IS42S16400F
IS45S16400F
PIN FUNCTIONS
Symbol
A0-A11
TSOP Pin No.
23 to 26
29 to 34
22, 35
Type
Input Pin
Function (In Detail)
Address Inputs: A0-A11 are sampled during the ACTIVE
command (row-address A0-A11) and READ/WRITE command (A0-A7
with A10 defining auto precharge) to select one location out of the memory array
in the respective bank. A10 is sampled during a PRECHARGE command to deter-
mine if all banks are to be precharged (A10 HIGH) or bank selected by
BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD
MODE REGISTER command.
Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE
or PRECHARGE command is being applied.
CAS, in conjunction with the RAS and WE, forms the device command. See the
"Command Truth Table" for details on device commands.
The CKE input determines whether the CLK input is enabled. The next rising edge
of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE
is LOW, the device will be in either power-down mode, clock suspend mode, or self
refresh mode. CKE is an asynchronous input.
CLK is the master clock input for this device. Except for CKE, all inputs to this device
are acquired in synchronization with the rising edge of this pin.
The CS input determines whether command input is enabled within the device.
Command input is enabled when CS is LOW, and disabled with CS is HIGH. The
device remains in the previous state when CS is HIGH.
DQ0 to DQ15 are I/O pins. I/O through these pins can be controlled in byte units
using the LDQM and UDQM pins.
LDQM and UDQM control the lower and upper bytes of the I/O buffers. In read
mode, LDQM and UDQM control the output buffer. When LDQM or UDQM is LOW,
the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs
go to the HIGH impedance state when LDQM/UDQM is HIGH. This function cor-
responds to OE in conventional DRAMs. In write mode, LDQM and UDQM control
the input buffer. When LDQM or UDQM is LOW, the corresponding buffer byte is en-
abled, and data can be written to the device. When LDQM or UDQM is HIGH, input
data is masked and cannot be written to the device.
RAS, in conjunction with CAS and WE, forms the device command. See the "Com-
mand Truth Table" item for details on device commands.
WE, in conjunction with RAS and CAS, forms the device command. See the "Com-
mand Truth Table" item for details on device commands.
This book starts from the perspective of electromagnetic interference, theoretically analyzes the nature, generation and propagation of electromagnetic induction and other interference sources, and in...
IntroductionBattery-powered devices have been around for a long time. However, the number of devices powered by rechargeable batteries has grown exponentially in the past two decades, since the advent...
1. There are two microcontrollers inside the cc2640, one m3 is responsible for the core, and the other is a 16-bit microcontroller, which should be msp430, which can replace the host to complete some ...
Solar charging of batteries is becoming very popular. The typical voltage of a solar cell is 0.7V. Many solar panels have 8 cells in series. Therefore, the maximum voltage that can be generated is 5.6...
[i=s]This post was last edited by jennyzhaojie on 2021-3-8 22:13[/i]The CH32V103 development board is equipped with two different types of USB interfaces, one for program download and debugging, and t...
NI special month, buy software and more products, enjoy up to 40% off!NI provides a variety of shopping channels to give you a more convenient shopping experience. You can purchase discounted products...
0 Introduction
As we all know, DC motors have good speed regulation performance, but they have shortcomings such as mechanical commutation devices that easily cause commutation sparks, ele...[Details]
With the rapid development of microelectronics technology, high-performance MCUs are widely used in embedded systems to complete data collection, analysis, processing and communication functions. The ...[Details]
Samsung has announced the Galaxy M21, a new smartphone for the Indian market, priced at 12,999 rupees (about $175), according to GSMArena. It is the successor to last year's Galaxy M20 and ano...[Details]
The integration of cabin and parking is still on the eve of mass production, while the integration of cabin and parking is still being developed. The next technological hotspot in cross-domain integr...[Details]
By embedding fuzzy control algorithms, the car can accurately track the road; ultrasonic detection of obstacles is used to make the car react in advance and bypass the obstacles; a sensitivity-adju...[Details]
The main issues that need to be solved in the current power grid enterprise big data value realization transactions
After the establishment of the Big Data Center in May 2019, the State Gr...[Details]
Since Jeo MITOLA of MITRE Corporation first proposed the concept of software radio at the American Telecommunications Systems Conference in May 1992 , after more than a decade of development, softw...[Details]
MCU Control and Status Register - MCUCSR
The MCU Control and Status Register provides information about the reset source that caused the MCU to reset.
...[Details]
24 classic circuits composed of bidirectional general-purpose operational amplifier LM358. Design of anti-reverse protection circuit scheme using NMOS and driver IC. 3 small circuits of operational...[Details]
Today, Realme Vice President Xu Qi emphasized in an interaction with netizens that Realme GT Neo3 supports screen fingerprint recognition. In this way, realme GT Neo3 is the world's first Dim...[Details]
For low-power AC-DC LED power conversion, different topologies can be selected, such as isolated flyback or non-isolated buck. The so-called "isolation" refers to the electrical isolation between the ...[Details]
UART, SPI, and IIC are several frequently used data transmission standards. The following is a summary of them: UART (Universal Asynchronous Receive Transmitter): This is what we often call the ser...[Details]
At present, the intelligent controller of the feed switch of the permanent magnetic actuator for mining uses lead-acid batteries as the backup power supply. The traditional lead-acid battery chargi...[Details]
A friend who uses an oscilloscope said that the automatic function of his oscilloscope was broken and could not be automatically successful. I looked at the video he sent and it was a straight line. ...[Details]
Download Centre
京公网安备 11010802033920号
EEWORLD
