ADF4111BCP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> ADF4111BCP

ADF4111BCP: DescriptionIC PLL FREQUENCY SYNTHESIZER, 1400 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Synthesis Circuit; CategoryAnalog mixed-signal IC The signal circuit; File Size432KB，28 Pages; ManufacturerADI; Websitehttps://www.analog.com

Download Datasheet Parametric Compare View All

ADF4111BCP Overview

IC PLL FREQUENCY SYNTHESIZER, 1400 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Synthesis Circuit

ADF4111BCP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ADI
Parts packaging code	QFN
package instruction	MO-220-VGGD, LFCSP-20
Contacts	20
Reach Compliance Code	unknown
ECCN code	5A991.B
Other features	6-BIT SWALLOW COUNTER
Analog Integrated Circuits - Other Types	PLL FREQUENCY SYNTHESIZER
JESD-30 code	S-CQCC-N20
JESD-609 code	e0
length	4 mm
Humidity sensitivity level	3
Number of functions	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	VQCCN
Encapsulate equivalent code	LCC20,.16SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	240
power supply	3/5 V
Certification status	Not Qualified
Maximum seat height	1 mm
Maximum supply current (Isup)	5.5 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	BICMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	4 mm

ADF4111BCP Preview

RF PLL Frequency Synthesizers

ADF4110/ADF4111/ADF4112/ADF4113

FEATURES

ADF4110: 550 MHz; ADF4111: 1.2 GHz; ADF4112: 3.0 GHz;

ADF4113: 4.0 GHz

2.7 V to 5.5 V power supply

Separate charge pump supply (V

) allows extended tuning

voltage in 3 V systems

Programmable dual-modulus prescaler 8/9, 16/17, 32/33,

64/65

Programmable charge pump currents

Programmable antibacklash pulse width

3-wire serial interface

Analog and digital lock detect

Hardware and software power-down mode

GENERAL DESCRIPTION

The ADF4110 family of frequency synthesizers can be used to

implement local oscillators in the upconversion and downcon-

version sections of wireless receivers and transmitters. They

consist of a low noise digital PFD (phase frequency detector), a

precision charge pump, a programmable reference divider,

programmable A and B counters, and a dual-modulus prescaler

(P/P + 1). The A (6-bit) and B (13-bit) counters, in conjunction

with the dual-modulus prescaler (P/P + 1), implement an N

divider (N = BP + A). In addition, the 14-bit reference counter

(R counter) allows selectable REFIN frequencies at the PFD

input. A complete phase-locked loop (PLL) can be implemented

if the synthesizer is used with an external loop filter and voltage

controlled oscillator (VCO).

Control of all the on-chip registers is via a simple 3-wire

interface. The devices operate with a power supply ranging from

2.7 V to 5.5 V and can be powered down when not in use.

APPLICATIONS

Base stations for wireless radio (GSM, PCS, DCS, CDMA,

WCDMA)

Wireless handsets (GSM, PCS, DCS, CDMA, WCDMA)

Wireless LANS

Communications test equipment

CATV equipment

FUNCTIONAL BLOCK DIAGRAM

CPGND

REFERENCE

SET

REF

14-BIT

R COUNTER

LATCH

PHASE

FREQUENCY

DETECTOR

CHARGE

PUMP

CLK

DATA

24-BIT

INPUT REGISTER

FUNCTION

LATCH

A, B COUNTER

LATCH

LOCK

DETECT

CURRENT

SETTING 1

CURRENT

SETTING 2

OUT

CPI3 CPI2 CPI1 CPI6 CPI5 CPI4

FROM

FUNCTION

LATCH

N = BP + A

13-BIT

B COUNTER

LOAD

6-BIT

A COUNTER

HIGH Z

MUX

MUXOUT

OUT

PRESCALER

P/P +1

M2 M1

AGND

DGND

Figure 1. Functional Block Diagram

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.326.8703

03496-0-001

ADF4110/ADF4111

ADF4112/ADF4113

ADF4110/ADF4111/ADF4112/ADF4113

TABLE OF CONTENTS

Specifications..................................................................................... 3

Timing Characteristics..................................................................... 5

Absolute Maximum Ratings............................................................ 6

Transistor Count........................................................................... 6

ESD Caution.................................................................................. 6

Pin Configurations and Function Descriptions ........................... 7

Typical Performance Characteristics ............................................. 8

Circuit Description......................................................................... 12

Reference Input Section............................................................. 12

RF Input Stage............................................................................. 12

Prescaler (P/P + 1)...................................................................... 12

A and B Counters ....................................................................... 12

R Counter .................................................................................... 12

Phase Frequency Detector (PFD) and Charge Pump............ 13

Muxout and Lock Detect........................................................... 13

Input Shift Register .................................................................... 13

Function Latch............................................................................ 19

Initialization Latch ..................................................................... 20

Device Programming after Initial Power-Up ......................... 20

Resynchronizing the Prescaler Output.................................... 21

Applications..................................................................................... 22

Local Oscillator for GSM Base Station Transmitter .............. 22

Using a D/A Converter to Drive the R

SET

Pin......................... 23

Shutdown Circuit ....................................................................... 23

Wideband PLL ............................................................................ 23

Direct Conversion Modulator .................................................. 25

Interfacing ................................................................................... 26

PCB Design Guidelines for Chip Scale Package .................... 26

Outline Dimensions ....................................................................... 27

Ordering Guide............................................................................... 28

REVISION HISTORY

3/04—Data sheet changed from Rev. B to Rev. C.

Updated Format..............................................................Universal

Changes to Specifications ............................................................ 2

Changes to Figure 32.................................................................. 22

Changes to the Ordering Guide................................................ 28

3/03—Data sheet changed from Rev. A to Rev. B.

Edits to Specifications .................................................................. 2

Updated OUTLINE DIMENSIONS ........................................ 24

1/01—Data sheet changed from Rev. 0 to Rev. A.

Changes to DC Specifications in B Version, B Chips,

Unit, and Test Conditions/Comments Columns................. 2

Changes to Absolute Maximum Rating..................................... 4

Changes to FR

A Function Test ................................................ 5

Changes to Figure 8...................................................................... 7

New Graph Added—TPC 22....................................................... 9

Change to PD Polarity Box in Table V..................................... 15

Change to PD Polarity Box in Table VI ................................... 16

Change to PD Polarity Paragraph ............................................ 17

Addition of New Material

(PCB Design Guidelines for Chip–Scale package) ........... 23

Replacement of CP-20 Outline with CP-20 [2] Outline........ 24

Rev. C | Page 2 of 28

ADF4110/ADF4111/ADF4112/ADF4113

SPECIFICATIONS

= DV

= 3 V ± 10%, 5 V ± 10%; AV

≤V

≤ 6.0 V; AGND = DGND = CPGND = 0 V; R

SET

= 4.7 kΩ; dBm referred to 50 Ω; T

MIN

to T

MAX

, unless otherwise noted. Operating temperature range is as follows: B Version: −40°C to +85°C.

Table 1.

Parameter

RF CHARACTERISTICS (3 V)

RF Input Sensitivity

RF Input Frequency

ADF4110

ADF4111

ADF4112

ADF4113

Maximum Allowable Prescaler Output

Frequency

RF CHARACTERISTICS (5 V)

RF Input Sensitivity

RF Input Frequency

ADF4110

ADF4111

ADF4112

ADF4113

Maximum Allowable Prescaler Output

Frequency

REFIN CHARACTERISTICS

REFIN Input Frequency

Reference Input Sensitivity

REFIN Input Capacitance

REFIN Input Current

PHASE DETECTOR FREQUENCY

CHARGE PUMP

Sink/Source

High Value

Low Value

Absolute Accuracy

SET

Range

3-State Leakage Current

Sink and Source Current Matching

vs. V

vs. Temperature

LOGIC INPUTS

INH

, Input High Voltage

INL

, Input Low Voltage

INH

INL

, Input Current

, Input Capacitance

LOGIC OUTPUTS

, Output High Voltage

, Output Low Voltage

B Version

−15/0

80/550

50/550

0.08/1.2

0.2/3.0

0.1/3.0

0.2/3.7

B Chips

−15/0

80/550

50/550

0.08/1.2

0.2/3.0

0.1/3.0

0.2/3.7

Unit

dBm min/max

MHz min/max

GHz min/max

For lower frequencies, ensure slew rate

(SR) > 30 V/µs.

Input level = −10 dBm.

For lower frequencies, ensure SR > 30 V/µs.

For lower frequencies, ensure SR > 75 V/µs.

Input level = −10 dBm.

Input level = −10 dBm. For lower frequencies,

ensure SR > 130 V/µs.

Test Conditions/Comments

See Figure 29 for input circuit.

165

−10/0

80/550

0.08/1.4

0.1/3.0

0.2/3.7

0.2/4.0

200

5/104

0.4/AV

3.0/AV

±100

165

−10/0

80/550

0.08/1.4

0.1/3.0

0.2/3.7

0.2/4.0

200

5/104

0.4/AV

3.0/AV

±100

MHz max

dBm min/max

MHz min/max

GHz min/max

MHz max

MHz min/max

V p-p min/max

pF max

µA max

MHz max

For f < 5 MHz, ensure SR > 100 V/µs.

= 3.3 V, biased at AV

/2. See Note 3.

= 5 V, biased at AV

/2. See Note 3.

For lower frequencies, ensure SR > 50 V/µs.

For lower frequencies, ensure SR > 75 V/µs.

For lower frequencies, ensure SR > 130 V/µs.

Input level = −5 dBm

625

2.5

2.7/10

1.5

0.8 × DV

0.2 × DV

±1

– 0.4

0.4

625

2.5

2.7/10

1.5

0.8 × DV

0.2 × DV

±1

– 0.4

0.4

mA typ

µA typ

% typ

kΩ typ

nA typ

% typ

V min

V max

µA max

pF max

V min

V max

Programmable (see Table 9).

With R

SET

= 4.7 kΩ

With R

SET

= 4.7 kΩ

See Table 9.

0.5 V ≤ V

≤ V

– 0.5 V.

0.5 V ≤ V

≤ V

– 0.5 V.

= V

/2.

= 500 µA.

Rev. C | Page 3 of 28

ADF4110/ADF4111/ADF4112/ADF4113

Parameter

POWER SUPPLIES

DD5

(AI

+ DI

)

ADF4110

ADF4111

ADF4112

ADF4113

Low Power Sleep Mode

NOISE CHARACTERISTICS

ADF4113 Normalized Phase Noise Floor

Phase Noise Performance

ADF4110: 540 MHz Output

ADF4111: 900 MHz Output

ADF4112: 900 MHz Output

ADF4113: 900 MHz Output

ADF4111: 836 MHz Output

ADF4112: 1750 MHz Output

ADF4112: 1960 MHz Output

ADF4113: 1960 MHz Output

ADF4113: 3100 MHz Output

Spurious Signals

ADF4110: 540 MHz Output

ADF4111: 900 MHz Output

ADF4112: 900 MHz Output

ADF4113: 900 MHz Output

ADF4111: 836 MHz Output

ADF4112: 1750 MHz Output

ADF4112: 1960 MHz Output

ADF4113: 1960 MHz Output

ADF4113: 3100 MHz Output

B Version

2.7/5.5

/6.0

5.5

7.5

0.5

−215

−91

−87

−90

−91

−78

−86

−66

−84

−85

−86

−97/−106

−98/−110

−91/−100

−100/−110

−81/−84

−88/−90

−65/−73

−80/−84

−80/−82

B Chips

2.7/5.5

/6.0

4.5

6.5

8.5

0.5

−215

−91

−87

−90

−91

−78

−86

−66

−84

−85

−86

−97/−106

−98/−110

−91/−100

−100/−110

−81/−84

−88/−90

−65/−73

−80/−84

−82/−82

Unit

V min/V max

mA max

µA typ

dBc/Hz typ

dBc typ

@ VCO output

@ 1 kHz offset and 200 kHz PFD frequency

@ 300 Hz offset and 30 kHz PFD frequency

@ 1 kHz offset and 200 kHz PFD frequency

@ 200 Hz offset and 10 kHz PFD frequency

@ 1 kHz offset and 200 kHz PFD frequency

@ 1 kHz offset and 1 MHz PFD frequency

@ 200 kHz/400 kHz and 200 kHz PFD frequency

@ 30 kHz/60 kHz and 30 kHz PFD frequency

@ 200 kHz/400 kHz and 200 kHz PFD frequency

@ 10 kHz/20 kHz and 10 kHz PFD frequency

@ 200 kHz/400 kHz and 200 kHz PFD frequency

@ 1 MHz/2 MHz and 1 MHz PFD frequency

≤ V

≤ 6.0 V. See Figure 25 and Figure 26.

4.5 mA typical

6.5 mA typical

8.5 mA typical

= 25°C

Test Conditions/Comments

The B chip specifications are given as typical values.

This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that

is less than this value.

AC coupling ensures AV

/2 bias. See Figure 33 for a typical circuit.

Guaranteed by design.

= 25°C; AV

= DV

= 3 V; P = 16; SYNC = 0; DLY = 0; RF

for ADF4110 = 540 MHz; RF

for ADF4111, ADF4112, ADF4113 = 900 MHz.

The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO, PN

TOT

, and subtracting 20logN (where N is the N divider

value) and 10logF

PFD

: PN

SYNTH

= PN

TOT

– 10logF

PFD

– 20logN.

The phase noise is measured with the EVAL-ADF411xEB1 evaluation board and the HP8562E spectrum analyzer. The spectrum analyzer provides the REFIN for the

synthesizer (f

REFOUT

= 10 MHz @ 0 dBm). SYNC = 0; DLY = 0 (Table 7).

REFIN

= 10 MHz; f

PFD

= 200 kHz; offset frequency = 1 kHz; f

= 540 MHz; N = 2700; loop B/W = 20 kHz.

REFIN

= 10 MHz; f

PFD

= 200 kHz; offset frequency = 1 kHz; f

= 900 MHz; N = 4500; loop B/W = 20 kHz.

REFIN

= 10 MHz; f

PFD

= 30 kHz; offset frequency = 300 Hz; f

= 836 MHz; N = 27867; loop B/W = 3 kHz.

REFIN

= 10 MHz; f

PFD

= 200 kHz; offset frequency = 1 kHz; f

= 1750 MHz; N = 8750; loop B/W = 20 kHz

REFIN

= 10 MHz; f

PFD

= 10 kHz; offset frequency = 200 Hz; f

= 1750 MHz; N = 175000; loop B/W = 1 kHz.

REFIN

= 10 MHz; f

PFD

= 200 kHz; offset frequency = 1 kHz; f

= 1960 MHz; N = 9800; loop B/W = 20 kHz.

REFIN

= 10 MHz; f

PFD

= 1 MHz; offset frequency = 1 kHz; f

= 3100 MHz; N = 3100; loop B/W = 20 kHz.

Rev. C | Page 4 of 28

ADF4110/ADF4111/ADF4112/ADF4113

TIMING CHARACTERISTICS

Guaranteed by design but not production tested. AV

= DV

= 3 V ± 10%, 5 V ± 10%; AV

≤ V

≤ 6 V;

AGND = DGND = CPGND = 0 V; R

SET

= 4.7 kΩ; T

= T

MIN

to T

MAX

, unless otherwise noted.

Table 2.

Parameter

Limit at T

MIN

to T

MAX

(B Version)

Unit

ns min

Test Conditions/Comments

DATA to CLOCK setup time

DATA to CLOCK hold time

CLOCK high duration

CLOCK low duration

CLOCK to LE setup time

LE pulse width

CLOCK

DATA

DB20 (MSB)

DB19

DB2

DB1

(CONTROL BIT C2)

DB0 (LSB)

(CONTROL BIT C1)

03496-0-002

Figure 2. Timing Diagram

Rev. C | Page 5 of 28

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

ADF4111BCP Related Products

	ADF4111BCP	ADF4111BCP-REEL7	ADF4111BRU-REEL
Description	IC PLL FREQUENCY SYNTHESIZER, 1400 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Synthesis Circuit	IC PLL FREQUENCY SYNTHESIZER, 1400 MHz, CQCC20, MO-220-VGGD, LFCSP-20, PLL or Frequency Synthesis Circuit	IC PLL FREQUENCY SYNTHESIZER, 1400 MHz, PDSO16, MO-153AB, TSSOP-16, PLL or Frequency Synthesis Circuit
Is it Rohs certified?	incompatible	incompatible	incompatible
Maker	ADI	ADI	ADI
Parts packaging code	QFN	QFN	TSSOP
package instruction	MO-220-VGGD, LFCSP-20	MO-220-VGGD, LFCSP-20	MO-153AB, TSSOP-16
Contacts	20	20	16
Reach Compliance Code	unknown	unknown	not_compliant
ECCN code	5A991.B	5A991.B	5A991.B
Other features	6-BIT SWALLOW COUNTER	6-BIT SWALLOW COUNTER	6-BIT SWALLOW COUNTER
Analog Integrated Circuits - Other Types	PLL FREQUENCY SYNTHESIZER	PLL FREQUENCY SYNTHESIZER	PLL FREQUENCY SYNTHESIZER
JESD-30 code	S-CQCC-N20	S-CQCC-N20	R-PDSO-G16
JESD-609 code	e0	e0	e0
length	4 mm	4 mm	5 mm
Humidity sensitivity level	3	3	1
Number of functions	1	1	1
Number of terminals	20	20	16
Maximum operating temperature	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	PLASTIC/EPOXY
encapsulated code	VQCCN	VQCCN	TSSOP
Encapsulate equivalent code	LCC20,.16SQ,20	LCC20,.16SQ,20	TSSOP16,.25
Package shape	SQUARE	SQUARE	RECTANGULAR
Package form	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240	240	240
power supply	3/5 V	3/5 V	3/5 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1 mm	1 mm	1.2 mm
Maximum supply current (Isup)	5.5 mA	5.5 mA	2.5 mA
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V
Nominal supply voltage (Vsup)	3 V	3 V	3 V
surface mount	YES	YES	YES
technology	BICMOS	BICMOS	BICMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	NO LEAD	NO LEAD	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.65 mm
Terminal location	QUAD	QUAD	DUAL
Maximum time at peak reflow temperature	30	30	30
width	4 mm	4 mm	4.4 mm

Recommended Resources

Automatic LED billboard decorative light circuit at night

LH-169A "Catch the Thief" Language Integrated Circuit

Antenna azimuth control circuit

Overcurrent protection circuit in AC voltage regulation trigger control circuit

555 controller circuit for automatically changing ten wind speeds

Computer motherboard circuit diagram 815 3_02

Motor drive video: I have attached a video. I don’t know if you can watch it. I'm worried that this section will die.This content is originally created by EEWORLD forum user 1399866558. If you want to reprint or use it ...; 1399866558 Motor Drive Control（Motor Control）

Complementary PWM generation and dead zone control module of c2000: The dead-band control function can also be achieved by using only the Action Qualifier module and flexibly configuring the CMPA and CMPB registers. However, this is more troublesome. A more common app...; fish001 Microcontroller MCU

About nRF52xx ADC stability issues: Hello everyone, has anyone used the ADC of nRF52811/32? It was found that there was mutual interference between communication and ADC. Has anyone used timed interruption to collect and send data? Is i...; Gen_X RF/Wirelessly

Guys, please help me, I've been stuck for 3 days and can't figure it out: Why is it that in Figure 2, the light matrix can be lit up using the sub-function format, but in Figure 1 the format only lights up for a moment and never lights up again?...; 51... 51mcu

Zero Knowledge Open Source Sharing-Zero Knowledge ESP8266 Development Board Released: [i=s]This post was last edited by roc2 on 2019-6-5 11:19[/i]Lingzhi Lab has now released the Lingzhi-ESP8266 development board, which is mainly aimed at wireless control application scenarios. The har...; roc2 MCU

Q&A: Questions about LDO: [i=s]This post was last edited by qwqwqw2088 on 2020-4-3 07:52[/i]Q: What is the difference between the ground current and the quiescent current of an LDO?A:1. The ground current is the difference bet...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components