EEWORLDEEWORLDEEWORLD

Part Number

Search

RJ80536VC001512M

Description
Microprocessor, 1000MHz, CMOS, PBGA479, MICRO, FCBGA-479
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size863KB,68 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric Compare View All

RJ80536VC001512M Overview

Microprocessor, 1000MHz, CMOS, PBGA479, MICRO, FCBGA-479

RJ80536VC001512M Parametric

Parameter NameAttribute value
MakerIntel
Parts packaging codeBGA
package instructionBGA,
Contacts479
Reach Compliance Codecompliant
Other featuresIT ALSO OPERATES AT 1.8V SUPPLY
boundary scanYES
FormatFIXED POINT
Integrated cacheYES
JESD-30 codeS-PBGA-B479
length35 mm
low power modeYES
Number of terminals479
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
Maximum seat height2.85 mm
speed1000 MHz
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width35 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR

RJ80536VC001512M Preview

Intel® Celeron® M Processor
on 90 nm Process
Datasheet
January 2007
Document Number: 303110-008
IINFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING
TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,
MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for
use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The Intel® Celeron® M processor may contain design defects or errors known as errata which may cause the product to deviate from published
specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Δ
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different
processor families. See www.intel.com/products/processor_number for details.
Intel, Celeron, MMX, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other
countries.
*Other names and brands may be claimed as the property of others.
Copyright© 2004–2007, Intel Corporation. All rights reserved.
2
Datasheet
Contents
1
Introduction
.............................................................................................................. 7
1.1
Terminology ....................................................................................................... 8
1.2
References ......................................................................................................... 8
Low Power Features
................................................................................................ 11
2.1
Clock Control and Low Power States .................................................................... 11
2.1.1 Normal State ......................................................................................... 11
2.1.2 AutoHALT Power-Down State ................................................................... 11
2.1.3 Stop-Grant State.................................................................................... 11
2.1.4 HALT/Grant Snoop State ......................................................................... 12
2.1.5 Sleep State ........................................................................................... 12
2.1.6 Deep Sleep State ................................................................................... 13
2.2
FSB Low Power Enhancements ............................................................................ 13
2.3
Processor Power Status Indicator (PSI#) Signal..................................................... 14
Electrical Specifications
........................................................................................... 15
3.1
Power and Ground Pins ...................................................................................... 15
3.1.1 FSB Clock (BCLK[1:0]) and Processor Clocking ........................................... 15
3.2
Voltage Identification and Power Sequencing ........................................................ 15
3.3
Catastrophic Thermal Protection .......................................................................... 17
3.4
Signal Terminations and Unused Pins ................................................................... 17
3.5
FSB Frequency Select Signals (BSEL[1:0])............................................................ 17
3.6
FSB Signal Groups............................................................................................. 17
3.7
CMOS Signals ................................................................................................... 19
3.8
Maximum Ratings.............................................................................................. 19
3.9
Processor DC Specifications ................................................................................ 19
Package Mechanical Specifications and Pin Information
.......................................... 29
4.1
Processor Pinout and Pin List .............................................................................. 37
4.2
Alphabetical Signals Reference ............................................................................ 55
Thermal Specifications and Design Considerations
.................................................. 63
5.1
Thermal Specifications ....................................................................................... 65
5.1.1 Thermal Diode ....................................................................................... 65
5.1.2 Thermal Diode Offset .............................................................................. 66
5.1.3 Intel® Thermal Monitor........................................................................... 67
2
3
4
5
Datasheet
3
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
Clock Control States .................................................................................................11
Illustration of Deep Sleep State VCC Static and Ripple Tolerances
for the Celeron M Processor (Deep Sleep State): VID=1.260 V .......................................22
Illustration of Active State VCC Static and Ripple Tolerances
for the Celeron M Processor ULV: VID=0.940 V ............................................................24
Illustration of Deep Sleep State VCC Static and Ripple Tolerances
for the Celeron M Processor ULV: VID=0.940 V ............................................................25
Active VCC and ICC Loadline for the Celeron M Processor:
Standard Voltage and Ultra Low Voltage ......................................................................25
Deep Sleep VCC and ICC Loadline for Celeron M Processors:
Standard Voltage and Ultra Low Voltage ......................................................................26
Micro-FCPGA Package Top and Bottom Isometric Views .................................................29
Micro-FCPGA Package - Top and Side Views .................................................................30
Micro-FCPGA Package - Bottom View...........................................................................31
Micro-FCBGA Package Top and Bottom Isometric Views .................................................33
Micro-FCBGA Package Top and Side Views ...................................................................34
Micro-FCBGA Package Bottom View.............................................................................36
The Coordinates of the Processor Pins As Viewed from the Top of the Package ..................38
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Voltage Identification Definition ..................................................................................16
FSB Pin Groups ........................................................................................................18
Processor DC Absolute Maximum Ratings.....................................................................19
Voltage and Current Specifications..............................................................................20
Voltage Tolerances for the Celeron M Processor (Deep Sleep State).................................22
Voltage Tolerances for the Celeron M Processor ULV (Active State)..................................23
Voltage Tolerances for the Celeron M Processor ULV (Deep Sleep State) ..........................24
FSB Differential BCLK Specifications ............................................................................26
AGTL+ Signal Group DC Specifications ........................................................................27
CMOS Signal Group DC Specifications..........................................................................27
Open Drain Signal Group DC Specifications ..................................................................28
Micro-FCPGA Package Dimensions ..............................................................................32
Micro-FCPGA Package Dimensions ..............................................................................35
Pin Listing by Pin Name .............................................................................................39
Pin Listing by Pin Number ..........................................................................................46
Signal Description.....................................................................................................55
Power Specifications for the Celeron M Processor ..........................................................64
Thermal Diode Interface ............................................................................................66
Thermal Diode Specification .......................................................................................66
4
Datasheet
Revision History
Revision
-001
Initial release
Updates include:
• Document Title from “Intel® Celeron® M Processor Ultra Low
Voltage on 90 nm Process” to “Intel® Celeron® M Processor on
90 nm Process”
• Added Micro-FCPGA package information throughout Chapter 4
• Celeron® M Processor 360 and 350 DC and Thermal and Power
Specifications (Updated
Table 4
and
Table 17)
Updates include:
• Added resources to the Reference Table 1
• BSEL[1:] literature updated
• Celeron M processor 370 and 373 DC and Thermal and Power
Specifications (Updated
Table 4
and
Table 17)
• Execute Disable bit and Lead Free feature referenced
-006
-007
-008
Celeron M processor 383 DC and Thermal and Power Specifications
(Updated Table
Table 4
and
Table 17)
Added Celeron M processor 380 specifications
Updated Celeron M processor 370, 360J, 350J and Celeron M
processor ULV 383, 373 specifications for optimized VID (T
Table 4
and
Table 17)
Updated Celeron M processor ULV 383, 373 TDP specification
(Table
17)
Added Celeron M processor 390 specifications
Updated Celeron M 390 Thermal Specifications
Description
Date
July 2004
-002
August 2004
-003
January 2005
-004
-005
April 2005
July 2005
July 2005
January 2006
January 2007
§
Datasheet
5

RJ80536VC001512M Related Products

RJ80536VC001512M RJ80536NC0211M RJ80536VC001512/SL8A4
Description Microprocessor, 1000MHz, CMOS, PBGA479, MICRO, FCBGA-479 Microprocessor, 1500MHz, CMOS, PBGA479, MICRO, FCBGA-479 RISC Microprocessor, 64-Bit, 1000MHz, CMOS, PBGA479,
Maker Intel Intel Intel
package instruction BGA, BGA, BGA, BGA479,26X26,50
Reach Compliance Code compliant unknown unknown
boundary scan YES YES NO
Format FIXED POINT FIXED POINT FIXED POINT
Integrated cache YES YES YES
JESD-30 code S-PBGA-B479 S-PBGA-B479 S-PBGA-B479
low power mode YES YES NO
Number of terminals 479 479 479
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code BGA BGA BGA
Package shape SQUARE SQUARE SQUARE
Package form GRID ARRAY GRID ARRAY GRID ARRAY
Certification status Not Qualified Not Qualified Not Qualified
speed 1000 MHz 1500 MHz 1000 MHz
Maximum supply voltage 1.26 V 1.26 V 0.94 V
Minimum supply voltage 1.14 V 1.14 V 0.876 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Terminal form BALL BALL BALL
Terminal pitch 1.27 mm 1.27 mm 1.27 mm
Terminal location BOTTOM BOTTOM BOTTOM
uPs/uCs/peripheral integrated circuit type MICROPROCESSOR MICROPROCESSOR MICROPROCESSOR
Parts packaging code BGA BGA -
Contacts 479 479 -
Other features IT ALSO OPERATES AT 1.8V SUPPLY IT ALSO OPERATES AT 1.8V SUPPLY -
length 35 mm 35 mm -
Maximum seat height 2.85 mm 2.85 mm -
Nominal supply voltage 1.2 V 1.2 V -
width 35 mm 35 mm -
Is it Rohs certified? - incompatible incompatible
Peak Reflow Temperature (Celsius) - 225 NOT SPECIFIED
Maximum time at peak reflow temperature - NOT SPECIFIED NOT SPECIFIED
How to import pictures in AD19 version and run script software crash
How to import pictures in AD19 version? Running script software crashes As shown below...
btty038 PCB Design
JD642 SDRAM bus matching pre-simulation and pcb download
[i=s]This post was last edited by Aguilera on 2019-6-15 23:13[/i]Now almost all domestic electronic enterprises do not do PCB simulation. They directly put the PCB into production after drawing it. Ev...
Aguilera DSP and ARM Processors
[STM32WB55 Review] 6# Use of STM32WB development board UART
1. When using the development board, UART needs to be debugged and tested first, because in most cases, the easiest way to feedback and debug the development board is to use the serial port to send th...
北方 RF/Wirelessly
[New Year's Taste Competition] + New Year's Eve dinner + New Year's 7 days of fun, I wish you all a prosperous New Year, smooth sailing and a good start.
1. Prepare New Year's goods before going home.2. Start taking photos excitedly at the foot of the mountain in my hometown, and go upstairs to see the scenery when I get home. There is a base station o...
btty038 Talking
Sell TI POS Kit Chip
Selling TI POS machine kit chip, if you need it, please contact me on Taobao, Taobao transaction...
wateras1 Buy&Sell
cc2530 zigbee-zha modification supports serial port 1 position 1 P0_4 P0_5
A project uses CC2530's P0_4 P0_5 as serial ports, but the default zha protocol stack only supports serial port 0 spare position 1 and serial port 2 spare position 2, which is a bummer. After some cod...
lemon0809 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号