QS5917T-132Q datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> QS5917T-132Q

QS5917T-132Q: DescriptionPLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28; Categorylogic logic; File Size63KB，7 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

QS5917T-132Q Overview

PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28

QS5917T-132Q Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	SOIC
package instruction	SSOP,
Contacts	28
Reach Compliance Code	compliant
Input adjustment	MUX
JESD-30 code	R-PDSO-G28
JESD-609 code	e0
length	9.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs	1
Number of terminals	28
Actual output times	7
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.5 ns
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9116 mm
minfmax	132 MHz

QS5917T-132Q Related Products

	QS5917T-132Q	QS5917T-100J	QS5917T-70Q	QS5917T-132J	QS5917T-70J	QS5917T-100Q
Description	PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28	PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28	PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PQCC28, PLASTIC, LCC-28	PLL Based Clock Driver, 7 True Output(s), 1 Inverted Output(s), CMOS, PDSO28, QSOP-28
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	SOIC	QLCC	SOIC	QLCC	QLCC	SOIC
package instruction	SSOP,	QCCJ,	SSOP,	QCCJ,	QCCJ,	SSOP,
Contacts	28	28	28	28	28	28
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant
Input adjustment	MUX	MUX	MUX	MUX	MUX	MUX
JESD-30 code	R-PDSO-G28	S-PQCC-J28	R-PDSO-G28	S-PQCC-J28	S-PQCC-J28	R-PDSO-G28
JESD-609 code	e0	e0	e0	e0	e0	e0
length	9.9 mm	11.506 mm	9.9 mm	11.506 mm	11.506 mm	9.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Number of functions	1	1	1	1	1	1
Number of inverted outputs	1	1	1	1	1	1
Number of terminals	28	28	28	28	28	28
Actual output times	7	7	7	7	7	7
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	QCCJ	SSOP	QCCJ	QCCJ	SSOP
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	SQUARE	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	CHIP CARRIER	SMALL OUTLINE, SHRINK PITCH	CHIP CARRIER	CHIP CARRIER	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	225	NOT SPECIFIED	225	225	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.5 ns	0.5 ns	0.5 ns	0.5 ns	0.5 ns	0.5 ns
Maximum seat height	1.75 mm	4.57 mm	1.75 mm	4.57 mm	4.57 mm	1.75 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	GULL WING	J BEND	GULL WING	J BEND	J BEND	GULL WING
Terminal pitch	0.635 mm	1.27 mm	0.635 mm	1.27 mm	1.27 mm	0.635 mm
Terminal location	DUAL	QUAD	DUAL	QUAD	QUAD	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	30	NOT SPECIFIED	30	30	NOT SPECIFIED
width	3.9116 mm	11.506 mm	3.9116 mm	11.506 mm	11.506 mm	3.9116 mm
minfmax	132 MHz	100 MHz	70 MHz	132 MHz	70 MHz	100 MHz

Recommended Resources

Asynchronous motor protection circuit composed of photoelectric coupler

receiver circuit

The ever-changing sound and light analog controller circuit 02

Circuit logic diagram (positive logic)

Carrier remote control alarm

Adjustable output integrated regulated power supply circuit with temperature compensation

Share: Capsule Robot Antenna Design Information (English): [color=#252525][font="]Capsule Robot Antenna Design Data (English)[/font][/color] [color=#252525][font="] [/font][/color]...; qwqwqw2088 RF/Wirelessly

The award-winning live broadcast will start at 10:00 this morning: "Dadatong helps you unlock the new generation of ADAS technology": The award-winning live broadcast will start at 10:00 this morning: "Dadatong helps you unlock the new generation of ADAS technology"Click here to enter the live broadcastLive broadcast time: 10:00-11:...; EEWORLD社区 Automotive Electronics

Serial communication design based on minimalist design method: [color=rgb(51, 51, 51)] Let's analyze the function. The serial port debugging assistant sends data to the FPGA. From the perspective of the FPGA, CH340 controls the RX signal to change the RX signal a...; goodbey155 FPGA/CPLD

Free Pinouts eBook (The Pinouts Book) V0.3: The free Pinouts Book, which every electronics engineer should have, has been updated to version 0.3.[hide] v0.3 Download [/hide]...; dcexpert DIY/Open Source Hardware

Has anyone used AD to draw the schematic and PCB diagram of AD9854? Please share.: Please share the AD9854 schematic and PCB diagram drawn by AD, thank you very much...; STM32F103ZET PCB Design

KM keyboard and mouse synchronizer solution chip: [i=s] This post was last edited by 明天会好好124 on 2018-7-30 11:43 [/i] [font=黑体][size=4] Keyboard and mouse synchronizer is a device that controls the synchronous operation of multiple computers through ...; 明天会更好124 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components