EEWORLDEEWORLDEEWORLD

Part Number

Search

XC3S700AN-4FGG400C

Description
Field Programmable Gate Array, 1472 CLBs, 700000 Gates, 667MHz, CMOS, PBGA400, ROHS COMPLIANT, FBGA-400
CategoryProgrammable logic devices    Programmable logic   
File Size3MB,112 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Environmental Compliance
Download Datasheet Parametric View All

XC3S700AN-4FGG400C Overview

Field Programmable Gate Array, 1472 CLBs, 700000 Gates, 667MHz, CMOS, PBGA400, ROHS COMPLIANT, FBGA-400

XC3S700AN-4FGG400C Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerXILINX
Parts packaging codeBGA
package instructionROHS COMPLIANT, FBGA-400
Contacts400
Reach Compliance Codecompliant
maximum clock frequency667 MHz
Combined latency of CLB-Max4.88 ns
JESD-30 codeS-PBGA-B400
JESD-609 codee1
length21 mm
Humidity sensitivity level3
Configurable number of logic blocks1472
Equivalent number of gates700000
Number of terminals400
Maximum operating temperature85 °C
Minimum operating temperature
organize1472 CLBS, 700000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)250
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.43 mm
Maximum supply voltage1.26 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width21 mm
0
R
Spartan-3AN FPGA Family
Data Sheet
0
0
DS557 November 19, 2009
Product Specification
Bitstream Sizes
Detailed Descriptions by Mode
·
Self-contained In-System Flash mode
·
Master Serial Mode using Platform Flash PROM
·
Master SPI Mode using Commodity Serial Flash
·
Master BPI Mode using Commodity Parallel Flash
·
Slave Parallel (SelectMAP) using a Processor
·
Slave Serial using a Processor
·
JTAG Mode
-
ISE iMPACT Programming Examples
-
MultiBoot Reconfiguration
-
Design Authentication using Device DNA
UG333:
Spartan-3AN In-System Flash User Guide
UG334:
Spartan-3AN Starter Kit User Guide
-
-
Module 1: Introduction and Ordering
Information
DS557-1 (v3.2) November 19, 2009
Introduction
Features
Architectural Overview
Configuration Overview
In-system Flash Memory Overview
General I/O Capabilities
Supported Packages and Package Marking
Ordering Information
Module 2: Functional Description
DS557-2 (v3.2) November 19, 2009
The functionality of the Spartan®-3AN FPGA family is
described in the following documents:
UG331:
Spartan-3 Generation FPGA User Guide
-
Clocking Resources
-
Digital Clock Managers (DCMs)
-
Block RAM
-
Configurable Logic Blocks (CLBs)
·
Distributed RAM
·
SRL16 Shift Registers
·
Carry and Arithmetic Logic
-
I/O Resources
-
Embedded Multiplier Blocks
-
Programmable Interconnect
-
ISE® Design Tools and IP Cores
-
Embedded Processing and Control Solutions
-
Pin Types and Package Overview
-
Package Drawings
-
Powering FPGAs
-
Power Management
UG332:
Spartan-3 Generation Configuration User Guide
-
Configuration Overview
-
Configuration Pins and Behavior
Module 3: DC and Switching Characteristics
DS557-3 (v3.2) November 19, 2009
DC Electrical Characteristics
-
Absolute Maximum Ratings
-
Supply Voltage Specifications
-
Recommended Operating Conditions
Switching Characteristics
-
I/O Timing
-
Configurable Logic Block (CLB) Timing
-
Multiplier Timing
-
Block RAM Timing
-
Digital Clock Manager (DCM) Timing
-
Suspend Mode Timing
-
Device DNA Timing
-
Configuration and JTAG Timing
Module 4: Pinout Descriptions
DS557-4 (v3.2) November 19, 2009
Pin Descriptions
Package Overview
Pinout Tables
Footprint Diagrams
Table 1:
Production Status of Spartan-3AN FPGAs
Spartan-3AN FPGA
XC3S50AN
XC3S200AN
XC3S400AN
XC3S700AN
XC3S1400AN
Status
Production
Production
Production
Production
Production
Additional information on the Spartan-3AN family can be found at
http://www.xilinx.com/products/spartan3a/3an.htm.
© Copyright 2007–2009 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.
DS557 November 19, 2009
Product Specification
www.xilinx.com
1
Use of Zero-knowledge development board and infrared human body sensing module
This article explains how to use the human body sensing module HC SR505. We use an LED to indicate whether a person has walked into the sensor. When a person walks in, the LED indicator lights up, and...
roc2 stm32/stm8
[Beetle ESP32-C3 Review] Part 1: vscode+idf to build ESP32-C3 development environment
Preface: VScode is already available on the computer, and ESP32 development is perfectly supported on VScode. Next, use VScode to install the esp32 development environment.VSCode official website addr...
lingxin_yuhe RF/Wirelessly
Several states of microcontroller IO port output
Several states of microcontroller IO port output1. What are the differences between the open-drain output and open-drain multiplexed output of a microcontroller?2. What are the differences between the...
QWE4562009 MCU
[AD21] When exporting BOM from AD, the values are different. Why are they not separated?
As shown in the figure below, when I import the BOM, there are obviously many components with different values. Why are they not distinguished? If I want to separate them, how should I do it? Please h...
我本将心向明月 PCB Design
msp430f5529 capture plus serial port source code
msp430f5529 capture plus serial port, which can be used for everyone to learn the microcontroller source program is as follows: #include "msp430f5529.h" #define uint unsigned int #define uchar unsigne...
Aguilera Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号