5V41235PGG8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 5V41235PGG8

5V41235PGG8: DescriptionTSSOP-16, Reel; CategoryThe embedded processor and controller Microcontrollers and processors; File Size401KB，19 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

5V41235PGG8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5V41235PGG8	-	-	View	Buy Now

5V41235PGG8 Overview

TSSOP-16, Reel

5V41235PGG8 Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP16,.25
Contacts	16
Manufacturer packaging code	PGG16
Reach Compliance Code	compliant
ECCN code	EAR99
Samacsys Description	TSSOP 4.4 MM 0.65MM PITCH
JESD-30 code	R-PDSO-G16
JESD-609 code	e3
length	5 mm
Humidity sensitivity level	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	200 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP16,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Master clock/crystal nominal frequency	25 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum slew rate	85 mA
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC

Preview

Download Datasheet

View All

DATASHEET

2 OUTPUT PCIE GEN1/2/3 SYNTHESIZER

Recommended Applications

2 Output synthesizer for PCIe Gen1/2/3 and Ethernet

5V41235

Features/Benefits

•

16-pin TSSOP and QFN packages; small board footprint

•

Spread-spectrum capable; reduces EMI

•

Outputs can be terminated to LVDS; can drive a wider

variety of devices

General Description

The 5V41235 is a PCIe Gen2/3 compliant spread spectrum

capable clock generator. The device has 2 differential

HCSL outputs and can be used in communication or

embedded systems to substantially reduce

electro-magnetic interference (EMI). The spread amount

and output frequency are selectable via select pins. The

5V41235 can also supply 25 MHz, 125 MHz and 200 MHz

outputs for applications such as Ethernet.

•

TSSOP package: 25MHz, 100MHz, 125MHz and

200MHz output frequencies.

•

QFN package: 100MHz and 200MHz output frequencies.

•

OE control pin; greater system power management

•

Spread% and frequency pin selection; no software

required to configure device

•

Industrial temperature range available; supports

Output Features

•

2 - 0.7V current mode differential HCSL output pairs

demanding embedded applications

Key Specifications

•

Cycle-to-cycle jitter < 100 ps

Output-to-output skew < 50 ps

PCIe Gen2 phase jitter < 3.0ps RMS

PCIe Gen3 phase jitter <1.0ps RMS

Block Diagram

VDD

SS1:SS0

CLK0

Control

Logic

Phase Lock Loop

CLK1

CLK0

S1:S0

X1/ICLK

25 MHz

crystal or clock X2

Optional tuning crystal

capacitors

Clock

Buffer/

Crystal

Oscillator

GND

Rr(IREF)

IDT®

2 OUTPUT PCIE GEN1/2/3 SYNTHESIZER

5V41235

MAY 5, 2017

5V41235PGG8 Related Products

	5V41235PGG8	2183LDMA050GTN38E0	2183LDMA050GTN4810	5V41235NLG	5V41235PGGI8	5V41235NLG8	5V41235NLGI8
Description	TSSOP-16, Reel	CAP,AL2O3,18MF,25VDC,20% -TOL,20% +TOL	CAP,AL2O3,18MF,25VDC,20% -TOL,20% +TOL	VFQFPN-16, Tube	TSSOP-16, Reel	VFQFPN-16, Reel	VFQFPN-16, Reel
package instruction	TSSOP, TSSOP16,.25	,	,	HVQCCN, LCC16,.12SQ,20	TSSOP, TSSOP16,.25	HVQCCN, LCC16,.12SQ,20	HVQCCN, LCC16,.12SQ,20
Reach Compliance Code	compliant	unknown	unknown	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
length	5 mm	50 mm	50 mm	3 mm	5 mm	3 mm	3 mm
Number of terminals	16	2	2	16	16	16	16
Maximum operating temperature	70 °C	85 °C	85 °C	70 °C	85 °C	70 °C	85 °C
Minimum operating temperature	-	-40 °C	-40 °C	-	-40 °C	-	-40 °C
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	Screw Ends	Screw Ends	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Brand Name	Integrated Device Technology	-	-	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	Lead free	-	-	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	-	-	conform to	conform to	conform to	conform to
Maker	IDT (Integrated Device Technology)	-	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TSSOP	-	-	VFQFPN	TSSOP	VFQFPN	VFQFPN
Contacts	16	-	-	16	16	16	16
Manufacturer packaging code	PGG16	-	-	NLG16P2	PGG16	NLG16P2	NLG16P2
Samacsys Description	TSSOP 4.4 MM 0.65MM PITCH	-	-	-	TSSOP 4.4 MM 0.65MM PITCH	VFQFN- N 3 X 3 X 1.0 MM - NO LEAD	VFQFN- N 3 X 3 X 1.0 MM - NO LEAD
JESD-30 code	R-PDSO-G16	-	-	S-XQCC-N16	R-PDSO-G16	S-XQCC-N16	S-XQCC-N16
JESD-609 code	e3	-	-	e3	e3	e3	e3
Humidity sensitivity level	1	-	-	3	1	3	3
Maximum output clock frequency	200 MHz	-	-	200 MHz	200 MHz	200 MHz	200 MHz
Package body material	PLASTIC/EPOXY	-	-	UNSPECIFIED	PLASTIC/EPOXY	UNSPECIFIED	UNSPECIFIED
encapsulated code	TSSOP	-	-	HVQCCN	TSSOP	HVQCCN	HVQCCN
Encapsulate equivalent code	TSSOP16,.25	-	-	LCC16,.12SQ,20	TSSOP16,.25	LCC16,.12SQ,20	LCC16,.12SQ,20
Package shape	RECTANGULAR	-	-	SQUARE	RECTANGULAR	SQUARE	SQUARE
Peak Reflow Temperature (Celsius)	260	-	-	260	260	260	260
power supply	3.3 V	-	-	3.3 V	3.3 V	3.3 V	3.3 V
Master clock/crystal nominal frequency	25 MHz	-	-	25 MHz	25 MHz	25 MHz	25 MHz
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	-	-	1 mm	1.2 mm	1 mm	1 mm
Maximum slew rate	85 mA	-	-	85 mA	85 mA	85 mA	85 mA
Maximum supply voltage	3.465 V	-	-	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	-	-	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	-	-	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	-	-	YES	YES	YES	YES
technology	CMOS	-	-	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	-	-	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	-	-	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn) - annealed
Terminal form	GULL WING	-	-	NO LEAD	GULL WING	NO LEAD	NO LEAD
Terminal pitch	0.65 mm	-	-	0.5 mm	0.65 mm	0.5 mm	0.5 mm
Terminal location	DUAL	-	-	QUAD	DUAL	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	-	-	3 mm	4.4 mm	3 mm	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, PROCESSOR SPECIFIC	-	-	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC	CLOCK GENERATOR, PROCESSOR SPECIFIC

Recommended Resources

SR63 holiday lights ASIC

TTL status probe circuit

15V, 5A regulated power supply composed of LM340T-15

High Stability Wien Bridge Oscillator Circuit

Pyroelectric infrared controlled automatic lighting control circuit

Wide load range zero-voltage switching three-level DC converter

SPI settings for msp430f149: Note a few issues: 1. During SPI communication, the timing (phase, polarity) of both parties must be consistent (see the following four SPI timing settings) 2. The host sets the clock, and the slave d...; Jacktang Microcontroller MCU

[Image recognition classification & motion detection & analog signal processing system based on Raspberry Pi 400, first post] MJPEG: [Image recognition classificationmotion detectionanalog signal processing system based on Raspberry Pi 400, first post] Read the camera MJPEG stream data and send it to the HTTP serverTFLITE to implem...; donatello1996 DigiKey Technology Zone

Please recommend a board: [align=left][color=rgb(51, 51, 51)][font="][size=14px]Hello, I am an ordinary graduate student. My graduate direction is related to video recognition based on FPGA. It would be better if I can use som...; maint3 FPGA/CPLD

Streamlining mobile phone system design: Streamlining mobile phone system design 1. Overview The streamlined mobile phone system design is an open streamlined mobile phone based on 8051 single-chip microcomputer and Ankexin A9G data communic...; 北方 MCU

Questions about analog switch time parameters: The picture below shows the time constant of an analog switch: The two time parameters ton (EN) and toff (EN) are easy to understand. How to understand the time parameter ttransition, and what is its ...; xiaxingxing Analog electronics

What? Intel is sued for infringing the Chinese Academy of Sciences' FinFET patent: According to the Patent Reexamination Board of the State Intellectual Property Office, it examined the invalidation application of the invention patent No. 201110240931.5 ("FinFET patent"). The applic...; eric_wang Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components