EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

QS74FCT299TL

Description
Parallel In Parallel Out, FCT Series, 8-Bit, Bidirectional, True Output, CMOS, CQCC20,
Categorylogic    logic   
File Size235KB,5 Pages
ManufacturerQuality Semiconductor Inc
Download Datasheet Parametric View All

QS74FCT299TL Overview

Parallel In Parallel Out, FCT Series, 8-Bit, Bidirectional, True Output, CMOS, CQCC20,

QS74FCT299TL Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerQuality Semiconductor Inc
package instructionQCCN, LCC20,.35SQ
Reach Compliance Codeunknown
Other featuresHOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
Counting directionBIDIRECTIONAL
seriesFCT
JESD-30 codeS-CQCC-N20
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typePARALLEL IN PARALLEL OUT
Maximum Frequency@Nom-Sup71400000 Hz
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Encapsulate equivalent codeLCC20,.35SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
propagation delay (tpd)12 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
DSP TMS320C5509A Timer TIMER
The timer is used to control the sampling frequency of the ADC. The code is as follows: #include csl.h#include csl_irq.h #includecsl_timer.h#include stdio.h.#define TIMER_TCR_CTRL TIMER_TCR_RMK(\TIMER...
Aguilera DSP and ARM Processors
Field effect tube parameter symbols and meanings
Cds---drain-source capacitance Cdu---drain-substrate capacitance Cgd---gate-source capacitance Cgs---drain-source capacitance Ciss---gate short-circuit common source input capacitance Coss---gate shor...
fighting Analog electronics
Purgatory Legends-Character State Machine Battle
Purgatory Legends-Character State Machine Battle...
雷北城 EE_FPGA Learning Park
Application of FPGA in image processing.pdf
Application of FPGA in image processing.pdf...
zxopenljx EE_FPGA Learning Park
F28335 ADC single channel single sampling code + comments
The program function is relatively simple: it mainly configures the single sampling of a single channel 1. CON0 port sampling 2. Output 7-bit decimal sampling voltage#include "DSP2833x_Device.h" // DS...
火辣西米秀 DSP and ARM Processors
How to make a 3V powered buzzer emit 90 decibels? Power amplifier is needed
How to make a 3V powered buzzer emit 90 decibels? Power amplifier is needed...
chuzhaonan Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号