WV3HG32M72EEU403PD4MG datasheet, PDF

WV3HG32M72EEU403PD4MG: DescriptionDDR DRAM Module, 32MX72, 0.6ns, CMOS, ROHS COMPLIANT, SO-DIMM-200; Categorystorage storage; File Size209KB，14 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

WV3HG32M72EEU403PD4MG Overview

DDR DRAM Module, 32MX72, 0.6ns, CMOS, ROHS COMPLIANT, SO-DIMM-200

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Microsemi
Parts packaging code	MODULE
package instruction	,
Contacts	200
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	SINGLE BANK PAGE BURST
Maximum access time	0.6 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-XDMA-N200
JESD-609 code	e4
memory density	2415919104 bit
Memory IC Type	DDR DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	200
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature
organize	32MX72
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
self refresh	YES
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL EXTENDED
Terminal surface	Gold (Au)
Terminal form	NO LEAD
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED

Implementing SoC Based on 8051 Microcontroller Using FPGA IP Platform: With the frequent product upgrades, it is equally important to seize the market opportunity and provide excellent performance. SoC has played an indispensable role in improving product competitiveness...; 1234 51mcu

Digital frequency meter design: I want to design a frequency meter based on FPGA. There are programs for each module. They need to be created into a project file, which can be downloaded into fpga. If you can complete it, please pri...; 无名人 FPGA/CPLD

Audio Pre-Processing System Reference Design Using C5517: [i=s]This post was last edited by Jacktang on 2019-5-19 00:07[/i] [size=4]Audio Preprocessing System Reference Design Using C5517 Description This reference design uses multiple microphones, beamformi...; Jacktang DSP and ARM Processors

Complete breakdown, a conversation between a computer idiot and a hacker!: Hacker: I have controlled your computer. Xiaobai: How? Hacker: With a Trojan horse . Xiaobai: ... Where is it? I can't see it. Hacker: Open your task manager. Xiaobai: ... Where is the task manager? H...; soso Talking

EEWORLD University Hall ---- Image Processing and Analysis by Jia Yonghong, Wuhan University: Image Processing and Analysis, Yonghong Jia, Wuhan University : https://training.eeworld.com.cn/course/5404Image Processing and Analysis aims to enrich students' knowledge of image processing and anal...; 木犯001号 Integrated technical exchanges

What RF engineers must know: S parameters explained from the basics to the advanced (with examples): [i=s] This post was last edited by They Force Me to Be Undercover on 2018-10-23 11:23[/i] [size=3][color=rgb(50, 50, 50)][font=myFont, "]S parameter measurement is one of the basic means in the RF des...; 他们逼我做卧底 RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components