L134-020.0M datasheet, PDF - EEWORLD Datasheet

L134-020.0M: DescriptionLVDS Output Clock Oscillator, 20MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC PACKAGE-6; CategoryPassive components oscillator; File Size119KB，2 Pages; ManufacturerConnor-Winfield; Websitehttp://www.conwin.com/; Environmental Compliance

Download Datasheet Parametric View All

L134-020.0M Overview

LVDS Output Clock Oscillator, 20MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, CERAMIC PACKAGE-6

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Connor-Winfield
package instruction	ROHS COMPLIANT, HERMETIC SEALED, CERAMIC PACKAGE-6
Reach Compliance Code	unknown
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time	0.7 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Manufacturer's serial number	L134
Installation features	SURFACE MOUNT
Nominal operating frequency	20 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	LVDS
Output load	100 OHM
physical size	7.0mm x 5.0mm x 1.5mm
longest rise time	0.7 ns
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Altera FPGA downloads JIC file successfully, but does not load, downloads sof normally: [i=s]This post was last edited by wsmysyn on 2018-7-29 10:09[/i] As the title: I was debugging FPGA recently and needed to burn the code into Flash; but the jic file was downloaded successfully but th...; wsmysyn FPGA/CPLD

Hiring embedded software engineer: Headhunting position [Chengdu] Job responsibilities: 1. According to the company's business requirements, develop embedded software for R&D products and test platforms; 2. Responsible for the design, ...; ff318421749 Recruitment

Half the size, twice the power! - Gallium nitride technology revolutionizes robotics, renewable energy, telecommunications and more: [align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-0 0-01-15/4645.102418_5F0...; alan000345 TI Technology Forum

FPGA is too difficult. Too difficult.: The SCLK output was not adjusted overnight. The Verilog program has been written. The SCLK output is normal during simulation, but ILA does not know why SCLK always has no output. There was a version ...; littleshrimp FPGA/CPLD

[NXP Rapid IoT Review] Sensor data reading and display: [i=s] This post was last edited by shihuntaotie on 2019-1-9 21:39 [/i] [font=宋体][size=4] Read all sensor data of the kit according to the evaluation plan, and still use the online IDE for programming....; shihuntaotie RF/Wirelessly

How to measure the output ripple of a switching power supply.pdf: How to measure the output ripple of a switching power supply.pdf...; 雷北城 EE_FPGA Learning Park

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components