EEWORLDEEWORLDEEWORLD

Part Number

Search

RT54SX32-CQ208

Description
Field Programmable Gate Array, 135MHz, 2880-Cell, CMOS, CQFP208
CategoryProgrammable logic devices    Programmable logic   
File Size377KB,46 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

RT54SX32-CQ208 Overview

Field Programmable Gate Array, 135MHz, 2880-Cell, CMOS, CQFP208

RT54SX32-CQ208 Parametric

Parameter NameAttribute value
MakerMicrosemi
Reach Compliance Codeunknown
maximum clock frequency135 MHz
JESD-30 codeS-XQFP-F208
Number of entries246
Number of logical units2880
Output times246
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC
encapsulated codeGQFF
Encapsulate equivalent codeTPAK208,2.9SQ,20
Package shapeSQUARE
Package formFLATPACK, GUARD RING
power supply3.3,5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formFLAT
Terminal pitch0.5 mm
Terminal locationQUAD
v2.1
SX Family FPGAs RadTolerant and HiRel
Features
RadTolerant SX Family
Tested Total Ionizing Dose (TID) Survivability Level
Radiation Performance to 100 Krads (Si) (I
CC
Standby
Parametric)
Devices Available from Tested Pedigreed Lots
Up to 160 MHz On-Chip Performance
Offered as Class B and E-Flow (Actel Space Level
Flow)
QMl Certified Devices
High Density Devices
16,000 and 32,000 Available Logic Gates
Up to 225 User I/Os
Up to 1,080 Dedicated Flip-Flops
Easy Logic Integration
Nonvolatile, User Programmable
Highly Predictable Performance with 100%
Automatic Place-and-Route
100% Resource Utilization with 100% Pin Locking
Mixed Voltage Support – 3.3 V Operation with 5.0 V
Input Tolerance for Low-Power Operation
JTAG Boundary Scan Testing in Compliance with IEEE
Standard 1149.1
Secure Programming Technology Prevents Reverse
Engineering and Design Theft
Permanently Programmed for Operation on Power-
Up
Unique In-System Diagnostic and Debug Facility with
Silicon Explorer
Software Design Support with Actel Designer and
Libero
®
Integrated Design Environment (IDE) Tools
Predictable, Reliable, and Permanent Antifuse
Technology Performance
HiRel SX Family
Fastest HiRel FPGA Family Available
Up to 240 MHz On-Chip Performance
Low Cost Prototyping Vehicle for RadTolerant
Devices
Offered as Commercial or Military Temperature
Tested and Class B
Cost Effective QML MIL-Temp Plastic Packaging
Options
Standard Hermetic Packaging Offerings
QML Certified Devices
Product Profile
Device
Capacity
System Gates
Logic Gates
Logic Modules
Register Cells
Combinatorial Cells
User I/Os (Maximum)
JTAG
Packages (by pin count)
CQFP
RT54SX16
(Obsolete)
24,000
16,000
1,452
528
924
179
Yes
208, 256
A54SX16
24,000
16,000
1,452
528
924
180
Yes
208, 256
RT54SX32
(Obsolete)
48,000
32,000
2,880
1,080
1,800
227
Yes
208, 256
A54SX32
48,000
32,000
2,880
1,080
1,800
228
Yes
208, 256
March 2005
© 2005 Actel Corporation
i
See Actel’s website for the latest version of the datasheet.

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号