EEWORLDEEWORLDEEWORLD

Part Number

Search

QL82SD-4PB516I

Description
Field Programmable Gate Array, 2016 CLBs, 536000 Gates, CMOS, PBGA516, 1.27 MM PITCH, PLASTIC, BGA-516
CategoryProgrammable logic devices    Programmable logic   
File Size4MB,60 Pages
ManufacturerQuickLogic Corporation
Websitehttps://www.quicklogic.com
Download Datasheet Parametric View All

QL82SD-4PB516I Overview

Field Programmable Gate Array, 2016 CLBs, 536000 Gates, CMOS, PBGA516, 1.27 MM PITCH, PLASTIC, BGA-516

QL82SD-4PB516I Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerQuickLogic Corporation
Parts packaging codeBGA
package instructionBGA,
Contacts516
Reach Compliance Codecompliant
Combined latency of CLB-Max0.555 ns
JESD-30 codeS-PBGA-B516
length35 mm
Humidity sensitivity level3
Configurable number of logic blocks2016
Equivalent number of gates536000
Number of terminals516
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize2016 CLBS, 536000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height2.52 mm
Maximum supply voltage2.7 V
Minimum supply voltage2.3 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width35 mm
QL82SD Device Data Sheet
••••••
Device Highlights
LVDS SERDES Basic Features
10 High Speed Bus LVDS Serial Links—
Extended Features
The following can be implemented into the
programmable logic:
UTOPIA Level 2, 16-bit wide System
bandwidth up to 5 Gbps
Eight Independent Bus LVDS serial
transceivers with operating speeds to 632
Mbps per channel
Two Independent Bus LVDS clock serial
transceivers with operating speeds to
400 MHz per channel
Integrated clock and data recovery (CDR)
with no external analog components
required
CDR bypass for applications with external
clock source
Programmable serial to parallel
configuration
10-bit data width—with
clock recovery
4-bit, 7-bit and 8-bit data widths—
with external clock
1-bit asynchronous level conversion
Fast Lock and Random (auto) Lock capable
Lock signal feedback
I/O support for LVTTL, LVCMOS, PCI,
GTL+, SSTL2, SSTL3, LVDS, LVPECL
Low Power/Independent power-down
mode for each SERDES channel
IEEE1149.1 JTAG Support &
boundary scan
Operation over PCB or backplane traces, or
across twisted pair cabling up to 25 m
Point-to-Point, Multi-Point, and Multi-Drop
Support
Pre-Emphasis Control on each LVDS
Channel Link
interface (up to 50 MHz) with parity support
for ATM applications
UTOPIA Level 3 compatible 8-bit wide
system Interface (up to 100 MHz) with parity
support for ATM applications
CSIX-L1 32-bit switch fabric interface (up to
100 MHz)
Supports Generic 8,16,32-bit
microprocessor bus interface for
configuration, control and status monitoring
Supports Generic 32, 64-bit peripheral bus
interface for bridging functions
Flexible Programmable Logic
2,016 Programmable Logic Cells
536 K System Gates
Muxed architecture; non-volatile technology
Completely customizable for any digital
application
Dual Port SRAM Blocks
36 Dual Port SRAM Blocks
Configurable array sizes (by 2, 4, 9, 18)
< 3 ns access times, FIFO capable of over
300 MHz
Configurable as RAM or FIFO
© 2002 QuickLogic Corporation
Preliminary
www.quicklogic.com
1
EEWORLD University - How to repair damaged printed lines
How to repair damaged traces : https://training.eeworld.com.cn/course/4828Digi-Key engineers demonstrated “How to repair damaged printed lines”, which is a practical basic skill that a professional en...
老白菜 Analog electronics
Measurement of non-sinusoidal volatility
Measurement of non-sinusoidal volatility...
zzzzer16 Test/Measurement
[Environmental Expert's Smart Watch] Part 17: Watch Modeling and Animation
[i=s]This post was last edited by w494143467 on 2021-7-1 01:00[/i]1. Introduction With a good design, how can we do without gorgeous packaging? I have learned some 3D modeling and design before, which...
w494143467 onsemi and Avnet IoT Innovation Design Competition
Thank you for your partnership
When I was at my lowest, you were there! When I was most lost, you were there! When I was most helpless, you were there! When I had no one to talk to, you were there... This content was originally cre...
samhuang8204 Talking
NUCLEO-G431RB Review -> COMP
NUCLEO-G431RB Review COMP Document Description The entire chip is embedded with 7 extremely fast analog comparators, and each port can be directly configured into the following three input modes: A. A...
elike stm32/stm8
ST MEMS Device Resource Library - ST MEMS Sensor Design Application Guide and Frequently Asked Questions (FAQ)
ST MEMS device resource library: [url=https://en.eeworld.com/bbs/thread-1062330-1-1.html]Click to enter[/url] [font=微软雅黑][b][size=11pt][b]Sub-library: ST MEMS [/b][/size][/b][b][size=11pt][b]Sensors[/...
nmg MEMS sensors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号