DM74S280MX datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74S280MX

DM74S280MX: DescriptionS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDSO14, 0.150 INCH, PLASTIC, SOIC-14; Categorylogic logic; File Size104KB，4 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

DM74S280MX Overview

S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDSO14, 0.150 INCH, PLASTIC, SOIC-14

DM74S280MX Parametric

Parameter Name	Attribute value
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP,
Contacts	14
Reach Compliance Code	unknown
Other features	ODD/EVEN PARITY GENERATOR
series	S
JESD-30 code	R-PDSO-G14
length	8.65 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	PARITY GENERATOR/CHECKER
Number of digits	9
Number of functions	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Maximum supply current (ICC)	105 mA
propagation delay (tpd)	21 ns
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.9 mm

DM74S280MX Related Products

	DM74S280MX	DM74S280N	DM54S280J/883	DM54S280W/883	DM54S280J/883B	DM74S280M
Description	S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDSO14, 0.150 INCH, PLASTIC, SOIC-14	S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14, PLASTIC, DIP-14	IC S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14, Arithmetic Circuit	S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14, CERAMIC, FP-14	S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14, DIP-14	S SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDSO14, 0.150 INCH, PLASTIC, SOIC-14
Parts packaging code	SOIC	DIP	DIP	DFP	DIP	SOIC
package instruction	SOP,	DIP, DIP14,.3	DIP, DIP14,.3	DFP, FL14,.3	DIP, DIP14,.3	SOP, SOP14,.25
Contacts	14	14	14	14	14	14
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
series	S	S	S	S	S	S
JESD-30 code	R-PDSO-G14	R-PDIP-T14	R-GDIP-T14	R-GDFP-F14	R-GDIP-T14	R-PDSO-G14
Logic integrated circuit type	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER	PARITY GENERATOR/CHECKER
Number of digits	9	9	9	9	9	9
Number of functions	1	1	1	1	1	1
Number of terminals	14	14	14	14	14	14
Maximum operating temperature	70 °C	70 °C	125 °C	125 °C	125 °C	70 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	SOP	DIP	DIP	DFP	DIP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	IN-LINE	FLATPACK	IN-LINE	SMALL OUTLINE
propagation delay (tpd)	21 ns	21 ns	21 ns	21 ns	21 ns	21 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.5 V	5.5 V	5.5 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.5 V	4.5 V	4.5 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES	NO	YES
technology	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY	MILITARY	COMMERCIAL
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE	FLAT	THROUGH-HOLE	GULL WING
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maker	Texas Instruments	Texas Instruments	-	-	Texas Instruments	Texas Instruments
Other features	ODD/EVEN PARITY GENERATOR	ODD/EVEN PARITY GENERATOR	ODD/EVEN PARITY GENERATOR	ODD/EVEN PARITY GENERATOR	-	ODD/EVEN PARITY GENERATOR
length	8.65 mm	19.18 mm	19.43 mm	9.5885 mm	-	8.65 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	-	50 pF
Maximum supply current (ICC)	105 mA	105 mA	105 mA	105 mA	-	105 mA
Maximum seat height	1.75 mm	5.08 mm	5.08 mm	2.032 mm	-	1.75 mm
width	3.9 mm	7.62 mm	7.62 mm	6.35 mm	-	3.9 mm
Is it Rohs certified?	-	incompatible	incompatible	incompatible	incompatible	incompatible
JESD-609 code	-	e0	e0	e0	e0	e0
Encapsulate equivalent code	-	DIP14,.3	DIP14,.3	FL14,.3	DIP14,.3	SOP14,.25
power supply	-	5 V	5 V	5 V	5 V	5 V
Terminal surface	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)

Recommended Resources

Forward and reverse excitation control circuit

Sine wave 02 with frequency range 0.1Hz~10kHz

MC 145026 encoder

Phase sequence discrimination circuit

trombone circuit

Five frequency standard frequency standard generator

Problems and Solutions in TMS320F206 Simulation Debugging: [size=4]F206 has three independent storage spaces for program, data and I/O, each of which is 64K×16 bits, of which the on-chip dual-access RAM is 544 words (288 words for data, and the other 256 word...; fish001 Microcontroller MCU

Disassembly of 10 yuan smart bracelet: A while ago, I saw a smart bracelet on PDD for less than 10 yuan, so I bought one and planned to disassemble it for analysis. However, due to time constraints, I never did it, and finally took the tim...; dcexpert Making friends through disassembly

Last day! Microchip Live Broadcast | How to solve precision timing challenges in ADAS systems: Live Topic: How to Solve Precision Timing Challenges in ADAS SystemsLive broadcast time: 10:30-11:30 am, June 21, 2022 (Tuesday)Register for an appointmentbrief introduction Autonomous vehicles requir...; EEWORLD社区 Automotive Electronics

[Fudan Micro FM33LG0 Series Development Board Review] Basic Introduction: [i=s]This post was last edited by Beifang on 2021-11-22 13:26[/i][index][#1] 1. Board display[#2] 2. Introduction to the performance of the development board [#3] 3. Development tools and platforms [#...; 北方 Domestic Chip Exchange

dspf28335 (or 2812) SPI interface to EEPROM operation read and write data program: /************************************************************************ Function name: void EEPROM_Write_Enable(void) Purpose: EEPROM write enable input: None Output: None***************************...; Jacktang DSP and ARM Processors

MaxplusII advanced use and improvement.rar: MaxplusII advanced use and improvement.rar...; zxopenljx EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components