INTEGRATED CIRCUITS
74LVC16374A/74LVCH16374A
16-bit edge triggered D-type flip-flop with
5 Volt tolerant inputs/outputs (3-State)
Product specification
Supersedes data of 1997 Aug 22
IC24 Data Handbook
1998 Mar 17
Philips
Semiconductors
Philips Semiconductors
Product specification
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
74LVC16374A/
74LVCH16374A
FEATURES
•
5 volt tolerant inputs/outputs for interfacing with 5V logic
•
Wide supply voltage range of 1.2 V to 3.6 V
•
Complies with JEDEC standard no. 8-1A
•
CMOS low power consumption
•
MULTIBYTE
TM
flow-through standard pin-out architecture
•
Low inductance multiple power and ground pins for minimum
noise and ground bounce
PIN CONFIGURATION
1OE
1Q0
1Q1
GND
1Q2
1Q3
V
CC
1Q4
1Q5
1
2
3
4
5
6
7
8
9
48 1CP
47 1D0
46 1D1
45 GND
44 1D2
43 1D3
42 V
CC
41 1D4
40 1D5
39 GND
38 1D6
37 1D7
36 2D0
35 2D1
34 GND
33 2D2
32 2D3
31 V
CC
30 2D4
29 2D5
28 GND
27 2D6
26 2D7
25 2CP
•
Direct interface with TTL levels
•
All data inputs have bus hold (74LVCH16374A only)
•
High impedance when V
CC
= 0
DESCRIPTION
The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuring
separate D-type inputs for each flip-flop and 3-State outputs for bus
oriented applications. The 74LVC16374A consists of 2 sections of
eight positive edge-triggered flip-flops. A clock (CP) input and an
output enable (OE) are provided for each octal. Inputs can be driven
from either 3.3V or 5V devices. In 3-State operation, outputs can
handle 5V. These features allow the use of these devices in a mixed
3.3V/5V environment.
The flip-flops will store the state of their individual D-inputs that meet
the set-up and hold time requirements on the LOW-to-HIGH CP
transition.
When OE is LOW, the contents of the flip-flops are available at the
outputs. When OE is HIGH, the outputs go to the high impedance
OFF-state. Operation of the OE input does not affect the state of the
flip-flops.
The 74LVCH16374A bus hold data inputs eliminates the need for
external pull up resistors to hold unused inputs.
GND 10
1Q6 11
1Q7 12
2Q0 13
2Q1 14
GND 15
2Q2 16
2Q3 17
V
CC
18
2Q4 19
2Q5 20
GND 21
2Q6 22
2Q7 23
2OE 24
SW00074
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25°C; t
r
= t
f
≤
2.5 ns
SYMBOL
t
PHL
/t
PLH
f
MAX
C
I
C
PD
PARAMETER
Propagation delay
Cp to Qn
Maximum clock frequency
Input capacitance
Power dissipation capacitance per flip-flop
V
CC
= 3.3V
1
C
L
= 50pF
V
CC
= 3.3V
CONDITIONS
TYPICAL
3.8
150
5.0
30
UNIT
ns
MHz
pF
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
mW):
P
D
= C
PD
×
V
CC2
×
f
i
+
S
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
S
(C
L
×
V
CC2
×
f
o
) = sum of outputs.
ORDERING INFORMATION
PACKAGES
48-Pin Plastic SSOP Type III
48-Pin Plastic TSSOP Type II
48-Pin Plastic SSOP Type III
48-Pin Plastic TSSOP Type II
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74LVC16374A DL
74LVC16374A DGG
74LVCH16374A DL
74LVCH16374A DGG
NORTH AMERICA
VC16374A DL
VC16374A DGG
VCH16374A DL
VCH16374A DGG
DWG NUMBER
SOT370-1
SOT362-1
SOT370-1
SOT362-1
1998 Mar 17
2
853-2028 19111
Philips Semiconductors
Product specification
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
74LVC16374A/
74LVCH16374A
PIN DESCRIPTION
PIN NUMBER
1
2, 3, 5, 6, 8, 9,
11, 12
4, 10, 15, 21,
28, 34, 39, 45
7, 18, 31, 42
13, 14, 16, 17,
19, 20, 22, 23
24
25
36, 35, 33, 32,
30, 29, 27, 26
47, 46, 44, 43,
41, 40, 38, 37
48
SYMBOL
1OE
1Q0 to 1Q7
GND
V
CC
2Q0 to 2Q7
2OE
2CP
2D0 to 2D7
1D0 to 1D7
1CP
NAME AND FUNCTION
Output enable input
(active LOW)
LOGIC SYMBOL
1
24
1OE
47
2OE
1Q0
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
2Q0
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
2
3
5
6
8
9
11
12
13
14
16
17
19
20
22
23
3-State flip-flop outputs
Ground (0V)
Positive supply voltage
3-State flip-flop outputs
Output enable input
(active LOW)
Clock input
Data inputs
Data inputs
Clock input
1D0
1D1
1D2
1D3
1D4
1D5
1D6
1D7
2D0
2D1
2D2
2D3
2D4
2D5
2D6
2D7
1CP
2CP
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
48
25
SW00075
LOGIC DIAGRAM
1D0
D
CP
FF1
Q
1Q0
2D0
D
CP
FF9
Q
2Q0
1CP
1OE
2CP
2OE
TO 7 OTHER CHANNELS
TO 7 OTHER CHANNELS
SW00076
FUNCTION TABLE
INPUTS
OPERATING MODES
nOE
Load and read register
Load register and disable outputs
L
L
H
H
nCP
°
°
°
°
nDx
l
h
l
h
INTERNAL
FLIP-FLOPS
L
H
L
H
OUTPUTS
Q0 to Q7
L
H
Z
Z
H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
Z = high impedance OFF-state
°
= LOW-to-HIGH CP transition
1998 Mar 17
3
Philips Semiconductors
Product specification
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
74LVC16374A/
74LVCH16374A
LOGIC SYMBOL (IEEE/IEC)
1OE
1CLK
2OE
2CLK
1D0
1D1
1D2
1D3
1D4
1D5
1D6
1D7
2D0
2D1
2D2
2D3
2D4
2D5
2D6
2D7
1
48
24
25
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
2D
2
∇
1EN
C1
2EN
C2
1D
1
∇
2
3
5
6
8
9
11
12
13
14
16
17
19
20
22
23
1Q0
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
2Q0
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
BUS HOLD CIRCUIT
V
CC
Data Input
To internal circuit
SW00044
SW00077
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
CC
V
I
V
O
T
amb
t
r
, t
f
PARAMETER
DC supply voltage (for max. speed performance)
DC supply voltage (for low-voltage applications)
DC input voltage range
DC input voltage range; output HIGH or LOW state
DC output voltage range; output 3-State
Operating free-air temperature range
Input rise and fall times
V
CC
= 1.2 to 2.7V
V
CC
= 2.7 to 3.6V
CONDITIONS
LIMITS
MIN
2.7
1.2
0
0
0
–40
0
0
MAX
3.6
3.6
5.5
V
CC
5.5
+85
20
10
UNIT
V
V
V
°C
ns/V
1998 Mar 17
4
Philips Semiconductors
Product specification
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
ABSOLUTE MAXIMUM RATINGS
1
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0 V).
SYMBOL
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
GND
, I
CC
T
stg
P
TOT
PARAMETER
DC supply voltage
DC input diode current
DC input voltage
DC output diode current
DC output voltage; output HIGH or LOW state
DC output voltage; output 3-State
DC output source or sink current
DC V
CC
or GND current
Storage temperature range
Power dissipation per package
– plastic mini-pack (SO)
– plastic shrink mini-pack (SSOP and TSSOP)
above +70°C derate linearly with 8 mW/K
above +60°C derate linearly with 5.5 mW/K
V
I
t
0
Note 2
V
O
uV
CC
or V
O
t
0
Note 2
Note 2
V
O
= 0 to V
CC
CONDITIONS
74LVC16374A/
74LVCH16374A
RATING
–0.5 to +6.5
–50
–0.5 to +6.5
"50
–0.5 to V
CC
+0.5
–0.5 to 6.5
"50
"100
–65 to +150
500
500
UNIT
V
mA
V
mA
V
mA
mA
°C
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions voltages are referenced to GND (ground = 0V)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40°C to +85°C
MIN
V
IH
HIGH level Input voltage
V
CC
= 1.2V
V
CC
= 2.7 to 3.6V
LOW level Input voltage
V
CC
= 1.2V
V
CC
= 2.7 to 3.6V
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= –12mA
V
O
OH
HIGH level output voltage
V
CC
= 3 0V; V
I
= V
IH
or V
IL
; I
O
= –100µA
100µA
3.0V;
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= –18mA
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= –24mA
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 12mA
V
OL
LOW level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL
; I
O
= 100µA
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 24mA
I
I
I
OZ
I
off
I
CC
∆I
CC
Input leakage current
3-State output OFF-state current
Power off leakage supply
Quiescent supply current
Additional quiescent supply
current per input pin
V
CC
= 3.6V; V
I
= 5.5V or GND
6
V
CC
= 3.6V; V
I
= V
IH
or V
IL
; V
O
= 5.5V or GND
V
CC
= 0.0V; V
I
or V
O
= 5.5V
V
CC
= 3.6V; V
I
= V
CC
or GND; I
O
= 0
V
CC
= 2.7V to 3.6V; V
I
= V
CC
–0.6V; I
O
= 0
0.1
5
"0.1
0.1
V
CC
*0.5
V
CC
*0.2
02
V
CC
*0.6
V
CC
*0.8
0.40
0.20
0.55
"5
"5
"10
20
500
µA
µA
µA
µA
µA
V
V
CC
V
V
CC
2.0
GND
V
0.8
TYP
1
MAX
V
UNIT
V
IL
1998 Mar 17
5
京公网安备 11010802033920号
EEWORLD
