Keep safety first in your circuit designs!
•
Renesas Technology Corporation puts the maximum effort into making semiconductor prod-
ucts better and more reliable, but there is always the possibility that trouble may occur with
them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with ap-
propriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-
flammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
• These materials are intended as a reference to assist our customers in the selection of the
Renesas Technology Corporation product best suited to the customer's application; they do
not convey any license under any intellectual property rights, or any other rights, belonging
to Renesas Technology Corporation or a third party.
• Renesas Technology Corporation assumes no responsibility for any damage, or infringe-
ment of any third-party's rights, originating in the use of any product data, diagrams, charts,
programs, algorithms, or circuit application examples contained in these materials.
• All information contained in these materials, including product data, diagrams, charts, pro-
grams and algorithms represents information on products at the time of publication of these
materials, and are subject to change by Renesas Technology Corporation without notice
due to product improvements or other reasons. It is therefore recommended that custom-
ers contact Renesas Technology Corporation or an authorized Renesas Technology Cor-
poration product distributor for the latest product information before purchasing a product
listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or
other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by
various means, including the Renesas Technology Corporation Semiconductor home page
(http://www.renesas.com).
• When using any or all of the information contained in these materials, including product
data, diagrams, charts, programs, and algorithms, please be sure to evaluate all informa-
tion as a total system before making a final decision on the applicability of the information
and products. Renesas Technology Corporation assumes no responsibility for any dam-
age, liability or other loss resulting from the information contained herein.
• Renesas Technology Corporation semiconductors are not designed or manufactured for
use in a device or system that is used under circumstances in which human life is poten-
tially at stake. Please contact Renesas Technology Corporation or an authorized Renesas
Technology Corporation product distributor when considering the use of a product con-
tained herein for any specific purposes, such as apparatus or systems for transportation,
vehicular, medical, aerospace, nuclear, or undersea repeater use.
• The prior written approval of Renesas Technology Corporation is necessary to reprint or
reproduce in whole or in part these materials.
• If these products or technologies are subject to the Japanese export control restrictions,
they must be exported under a license from the Japanese government and cannot be im-
ported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/
or the country of destination is prohibited.
• Please contact Renesas Technology Corporation for further details on these materials or t
he products contained therein.
How to Use This Manual
This hardware manual provides detailed information on features in the M16C/28 Group
microcomputer.
Users are expected to have basic knowledge of electric circuits, logical circuits and micro-
computer.
Each register diagram contains bit functions with the following symbols and descriptions.
XXX register
b7
b6
b5
b4
b3
b2
b1
b0
*1
Symbol
XXX
Address
XXX
After reset
00
16
0
Bit symbol
XXX0
Bit name
XXX bit
b1 b0
Function
1 0: XXX
0 1: XXX
1 0: Avoid this setting
1 1: XXX
RW
RW
*2
XXX1
RW
(b2)
Nothing is assigned.
When write, should set to "0". When read, its content is indeterminate.
(b3)
Reserved bit
Should set to "0"
RW
*3
XXX4
XXX bit
Function varies depending on each
operation mode
RW
XXX5
WO
XXX6
0: XXX
1: XXX
RW
XXX7
XXX bit
RO
*1
Blank:Set to "0" or "1" according to your intended use
0:
Set to "0"
1:
Set to "1"
X:
Nothing is assigned
*2
RW:
RO:
WO:
–:
*3
Terms to use here are explained as follows.
• Nothing is assigned
Nothing is assigned to the bit concerned. When write, set to "0" for new function
in future plan.
• Reserved bit
Reserved bit. Set the specified value.
• Avoid this setting
The operation at having selected is not guaranteed.
• Function varies depending on each operation mode
Bit function varies depending on peripheral function mode.
Refer to register diagrams in each mode.
Read and write
Read only
Write only
Nothing is assigned
Table of Contents
Quick Reference to Pages Classified by Address ......... B-1
1. Overview ............................................................................ 1
1.1 Applications............................................................................................... 1
1.2 Performance Outline ................................................................................. 2
1.3 Block Diagram ............................................................................................4
1.4 Product List ............................................................................................... 6
1.5 Pin Configuration .......................................................................................8
1.6 Pin Description .........................................................................................10
2. Central Processing Unit (CPU)....................................... 12
2.1 Data Registers (R0, R1, R2 and R3) ........................................................12
2.2 Address Registers (A0 and A1)...............................................................12
2.3 Frame Base Register (FB) .......................................................................13
2.4 Interrupt Table Register (INTB) ...............................................................13
2.5 Program Counter (PC) .............................................................................13
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP) ................13
2.7 Static Base Register (SB) ........................................................................13
2.8 Flag Register (FLG) ..................................................................................13
2.8.1 Carry Flag (C Flag) ................................................................................................. 13
2.8.2 Debug Flag (D Flag) ............................................................................................... 13
2.8.3 Zero Flag (Z Flag) .................................................................................................. 13
2.8.4 Sign Flag (S Flag) ................................................................................................... 13
2.8.5 Register Bank Select Flag (B Flag) ....................................................................... 13
2.8.6 Overflow Flag (O Flag) ........................................................................................... 13
2.8.7 Interrupt Enable Flag (I Flag) ................................................................................ 13
2.8.8 Stack Pointer Select Flag (U Flag) ........................................................................ 13
2.8.9 Processor Interrupt Priority Level (IPL) ............................................................... 13
2.8.10 Reserved Area ...................................................................................................... 13
A-1