Integrated
Circuit
Systems, Inc.
Product Data Sheet
M2006-12
VCSO B
ASED
FEC C
LOCK
PLL
P
IN
A
SSIGNMENT
(9 x 9 mm SMT)
FIN_SEL1
GND
APC
DIF_REF0
nDIF_REF0
REF_SEL
DIF_REF1
nDIF_REF1
VCC
FIN_SEL0
FEC_SEL0
FEC_SEL1
FEC_SEL2
FEC_SEL3
VCC
DNC
DNC
DNC
27
26
25
24
23
22
21
20
19
G
ENERAL
D
ESCRIPTION
The M2006-12 is a VCSO (Voltage Controlled SAW
Oscillator) based clock generator
PLL designed for clock frequency
translation and jitter attenuation.
Clock multiplication ratios (including
forward and inverse FEC) are
pin-selected from pre-programming
look-up tables. Includes Hitless
Switching and Phase Build-out to
enable SONET (GR-253) / SDH (G.813) MTIE and
TDEV compliance during reference clock reselection.
Hitless Switching (HS) engages when a 4ns or greater
clock phase change is detected.
This phase-change triggered implementation of HS is
not recommended when using an unstable reference
(more than 1ns jitter pk-to-pk) or when the resulting
phase detector frequency is less than 5MHz.
28
29
30
31
32
33
34
35
36
M2006-12
(Top View)
18
17
16
15
14
13
12
11
10
P0_SEL
P1_SEL
nFOUT0
FOUT0
GND
nFOUT1
FOUT1
VCC
GND
F
EATURES
◆
Similar
to the
M2006-02
- and pin-compatible - but adds
Hitless Switching and Phase Build-out functions
◆
Includes
APC
pin for Phase Build-out function (for
absorption of the input phase change)
◆
Pin-selectable PLL divider ratios support forward and
inverse FEC ratio translation
◆
Supports input reference and VCSO frequencies up to
700MHz (Specify VCSO frequency at time of order)
◆
Low phase jitter < 0.5 ps rms typical
(12kHz to 20MHz or 50kHz to 80MHz)
◆
Commercial and Industrial temperature grades
◆
Single 3.3V power supply
◆
Small 9 x 9 mm SMT (surface mount) package
FEC PLL Ratio
Mfec / Rfec
1/1
238/255
237/255
236/255
Figure 1: Pin Assignment
Example I/O Clock Frequency Combinations
Using
M2006-12-622.0800 and
Inverse FEC Ratios
Base Input Rate
1
(MHz)
622.0800
666.5143
669.3266
672.1627
Output Clock
(either output)
MHz
622.08
or
155.52
Table 1: Example I/O Clock Frequency Combinations
Note 1: Input reference clock can be the base frequency shown
divided by “Mfin” (as shown in Table 3 on pg. 3).
S
IMPLIFIED
B
LOCK
D
IAGRAM
Loop
Filter
M2006-12
APC
DIF_REF0
nDIF_REF0
DIF_REF1
nDIF_REF1
REF_SEL
4
2
Mfec / Rfec
Divider LUT
Mfin Divider
LUT
P0_SEL
P1_SEL
0
Rfec Div
1
Mfec Div
Mfin Div
(1, 4, 8, or 32)
GND
GND
GND
OP_IN
nOP_OUT
nVC
VC
OP_OUT
nOP_IN
1
2
3
4
5
6
7
8
9
VCSO
P0 Div
(1 or 4)
FOUT0
nFOUT0
FEC_SEL3:0
FIN_SEL1:0
P1 Div
(1 or 4)
FOUT1
nFOUT1
Figure 2: Simplified Block Diagram
M2006-12 Datasheet Rev 1.0
M2006-12 VCSO Based FEC Clock PLL
Revised 13Jul2004
●
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
Networking & Communications
●
w w w. i c s t . c o m
●
tel (508) 852-5400
Integrated
Circuit
Systems, Inc.
M2006-12
VCSO B
ASED
FEC C
LOCK
PLL
Product Data Sheet
D
ETAILED
B
LOCK
D
IAGRAM
R
LOOP
C
LOOP
R
POST
C
POST
C
POST
R
LOOP
C
LOOP
OP_OUT
R
POST
nOP_OUT
nVC
VC
External
Loop Filter
Components
M2006-12
APC
DIF_REF0
nDIF_REF0
DIF_REF1
nDIF_REF1
REF_SEL
MUX
Phase
Detector
OP_IN
nOP_IN
R
IN
0
Rfec
Divider
R
IN
Loop Filter
Amplifier
1
Phase
Locked
Loop
(PLL)
SAW Delay Line
Phase
Shifter
VCSO
Mfec Divider
Mfin Divider
P0 Divider
FOUT0
nFOUT0
FEC_SEL3:0
4
Mfec / Rfec
Divider LUT
Mfin Divider
LUT
P = 1 ( P0_SEL = 0 )
or 4 ( P0_SEL = 1 )
FIN_SEL1:0
2
P1 Divider
P = 1 ( P1_SEL = 0 )
or 4 ( P1_SEL = 1 )
FOUT1
nFOUT1
P0_SEL
P1_SEL
Figure 3: Detailed Block Diagram
P
IN
D
ESCRIPTIONS
Number
1, 2, 3, 10, 14, 26
4
9
5
8
6
7
11, 19, 33
12, 13
15, 16
17
18
20
21
22
23
24
25
27
28
29
30
31
32
34, 35, 36
Name
GND
OP_IN
nOP_IN
nOP_OUT
OP_OUT
nVC
VC
VCC
FOUT1, nFOUT1
FOUT0, nFOUT0
P1_SEL
P0_SEL
nDIF_REF1
DIF_REF1
REF_SEL
nDIF_REF0
DIF_REF0
APC
FIN_SEL1
FIN_SEL0
FEC_SEL0
FEC_SEL1
FEC_SEL2
FEC_SEL3
DNC
I/O
Configuration
Description
Ground
Input
Output
Input
Power
Output
Input
Input
Input
Input
No internal terminator
Internal pull-down resistor
1
Internal pull-UP resistor
1
Internal pull-down resistor
1
Internal pull-down resistor
1
Internal pull-UP resistor
1
Internal pull-down resistor
1
Power supply ground connections.
External loop filter connections. See Figure 4.
Power supply connection, connect to +
3.3
V.
Clock output pairs. Differential LVPECL.
P Divider controls. LVCMOS/LVTTL.
(For
P0_SEL, P1_SEL
, see
Table 5
on pg. 3.
Reference clock input pair 1.
Differential LVPECL or LVDS.
Reference clock input selection. LVCMOS/LVTTL:
Logic
1
selects
DIF_REF1, nDIF_REF1.
Logic
0
selects
DIF_REF0, nDIF_REF0
.
Reference clock input pair 0.
Differential LVPECL or LVDS.
Automatic Phase Compensation (phase
build-out). LVCMOS/LVTTL:
Logic
1
- Device absorbs input phase transients
.
Logic
0
- Device doesn’t absorb transients.
I
nput clock frequency selection. LVCMOS/LVTTL.
(For
FIN_SEL1:0
, see
Table 3
on pg. 3.
FEC PLL divider ratio selection. LVCMOS/ LVTTL.
(For
FEC_SEL3:0
, see
Table 4
on pg. 3.)
Internal nodes. Connection to these pins can
cause erratic device operation.
Table 2: Pin Descriptions
Input
Input
Internal pull-down resistor
1
Internal pull-down resistor
1
Internal pull-UP resistor
1
Do Not Connect.
Input
M2006-12 Datasheet Rev 1.0
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
●
2 of 8
Networking & Communications
●
Revised 13Jul2004
w w w. i c s t . c o m
●
tel (508) 852-5400
Integrated
Circuit
Systems, Inc.
M2006-12
VCSO B
ASED
FEC C
LOCK
PLL
Product Data Sheet
Post-PLL Dividers
The M2006-12 also features two post-PLL dividers,
one for each output pair. The “P1” divider is for
FOUT1
and
nFOUT1
; the “P0” divider is for
FOUT0
and
nFOUT0
.
Each divides the VCSO frequency to produce one of
two output frequencies (1/4 or 1/1 of the VCSO
frequency). The
P1_SEL
and
P0_SEL
pins each select the
value for their corresponding divider.
P1_SEL, P0_SEL
PLL D
IVIDER
L
OOK
-U
P
T
ABLES
Mfin (Frequency Input) Divider Look-Up Table (LUT)
The
FIN_SEL1:0
pins select the feedback divider value
(“Mfin”).
FIN_SEL1:0
Mfin Value
1
4
8
32
1
1
0
0
1
0
1
0
Sample Ref. Freq. (MHz)
1
622.08
2
155.52
77.76
19.44
M2006-12-622.0800
P Value
4
1
Table 3: Mfin (Frequency Input) Divider Look-Up Table (LUT)
Note 1: Example with M2006-12-622.0800 and “Non-FEC ratio”
selection made from Table 4 (FEC_SEL2=1).
Note 2: Do not use with
FEC_SEL3:0=1100
or 1101.
1
0
Output Frequency
(MHz)
155.52
622.08
M2006-12-622.0800
Table 5: P Divider Selector, Values, and Frequencies
FEC PLL Ratio Dividers Look-up Table (LUT)
The
FEC_SEL3:0
pins select the FEC feedback and
reference divider values Mfec and Rfec.
FEC_SEL3:0
Mfec Rfec
1
F
UNCTIONAL
D
ESCRIPTION
The M2006-12 is a PLL (Phase Locked Loop) based
clock generator that generates output clocks synchro-
nized to one of two selectable input reference clocks.
An internal high "Q" SAW filter provides low jitter signal
performance and controls the output frequency of the
VCSO (Voltage Controlled SAW Oscillator).
Configurable FEC feedback and reference dividers (the
“Mfec Divider” and “Rfec Divider”) provide the
multiplication ratios necessary to accomodate clock
translation for both forward and inverse Forward Error
Correction.
In addition, a configurable feedback divider (labeled
“Mfin Divider”) provides the broader division options
needed to accomodate various reference clock
frequencies.
For example, the
M2006-12-622.0800
(see “Ordering
Information”
on pg. 8
)
has a
622.08
MHz VCSO
frequency:
Description
Inverse FEC ratio
Inverse FEC ratio, equivalent to
237/255
Inverse FEC ratio, equivalent to
238/255
Inverse FEC ratio
Non-FEC ratio, complements
0001 or 1001
2
Non-FEC ratio, complements
0010 or 1010
2
Non-FEC ratio, complements
0011 or 1011
2
FEC ratio (OTU3)
FEC ratio, equivalent to 255/237 (OTU2)
FEC ratio, equivalent to 255/238 (OTU1)
FEC ratio
Non-FEC ratio
3
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
236
79
14
239
236
79
14
239
255
85
15
255
1
2
4
8
255
85
15
255
79
14
239
236
79
14
239
1
2
4
8
0 1 0 0
0 1 0 1
0 1 1 0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
0
0
1
1
0
0
1
1
1
0
1
0
1
0
1
0
1
236
Non-FEC ratio, complements
0000 or 1000
2
Do not use these two settings
with
FIN_SEL1:0=11
Non-FEC ratio
3
•
The inverse FEC PLL ratios (at top of Table 4) enable
the
M2006-12-622.0800
to accept “base” input reference
frequencies of:
663.7255
,
666.5143
,
669.3266
,
672.1627
, and
622.08
MHz.
The Mfin feedback divider enables the actual input
reference clock to be the “base” input frequency
divided by
1
,
4
,
8
, or
32
. Therefore, for the base input
frequency of
622.08
MHz, the actual input reference
clock frequencies can be:
622.08
,
155.52
,
77.76
, and
19.44
MHz. (See Table 3 on pg. 3.)
Table 4: FEC PLL Ratio Dividers Look-up Table (LUT)
Note 1: The phase detector frequency (Fpd, which is calculated as
Fref/Rfec) should be above 1.5 MHz to prevent spurs on the
output clock. To ensure the PLL remains locked when using a
recovered clock (such as in loop timing mode), the phase
detector frequency should ideally be about 20MHz, or at least
less than 50 MHz.
Note 2: These table selections use the same or similar Mfec divider
values as the complementary selections noted. This allows the
use of the same loop filter component values and resulting PLL
loop bandwidth and damping factor values for complementary
selections. Complementary selections can be actively
switched in a given application.
Note 3: In non-FEC applications, these settings can be used optimize
phase detector frequency or to actively change PLL loop
bandwidth.
•
M2006-12 Datasheet Rev 1.0
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
●
3 of 8
Networking & Communications
●
Revised 13Jul2004
w w w. i c s t . c o m
●
tel (508) 852-5400
Integrated
Circuit
Systems, Inc.
The PLL
The PLL uses a phase detector and configurable
dividers to synchronize the output of the VCSO with
selected reference clock.
The “Mfin Divider” and “Mfec Divider” divide the VCSO
frequency, feeding the result into the phase detector.
The selected input reference clock is divided by the
“Rfec Divider”. The result is fed into the other input of
the phase detector.
The phase detector compares its two inputs. It then
outputs pulses to the loop filter as needed to increase or
decrease the VCSO frequency and thereby match and
lock the divider output’s frequency and phase to those
of the input reference clock.
Due to the narrow tuning range of the VCSO
(+200ppm), appropriate selection of all of the following
are required for the PLL be able to lock: VCSO center
frequency, input frequency, and divider selections.
See also “Maintaining PLL Lock:” on pg. 4.
M2006-12
VCSO B
ASED
FEC C
LOCK
PLL
Product Data Sheet
An out-of-lock condition due to an inappropriate
configuration will typically result in the VCSO
operating at its lower or upper frequency rail,
which is approximately 200ppm above or below
the nominal VCSO center frequency.
See also
“Hitless Switching (HS)”
(next) for an
additional issue with regard to phase locking.
Hitless Switching (HS)
The M2006-12 includes a proprietary Hitless Switching
(HS) feature that prevents excessive phase transients
of the output clocks upon input reference
rearrangement. Upon the occurance of an input
reference phase change, or phase transient, PLL
bandwidth is lowered by the HS function. This limits the
rate of phase change in the output clocks. With proper
configuration of the external loop filter, the output clocks
will comply with MTIE (maximum time interval error)
specifications for GR-253 (SONET) and ITU G.813
(SDH) during input reference clock changes.
The HS function uses a phase error detector at the
phase detector to detect a clock phase change. During
normal operation with a stable reference clock, the PLL
will be frequency locked and phase locked, resulting in
very little error at the phase detector (<1 ns). Upon the
selection of a new input reference clock at a different
clock phase, a phase error will occur at the phase
detector. The HS function is triggered with a phase error
greater than 4 ns, upon which a narrow PLL bandwidth
is applied. When the PLL locks to within 2 ns error at the
phase detector, wide bandwidth (normal) operation is
resumed.
The HS function is not suitable for situations in which an
unstable reference is used. Under normal conditions
the reference clock jitter should not induce phase jitter
at the phase detector beyond 2 ns. (This includes when
subjecting the system to jitter tolerance compliance
testing.) Because of this, the M2006-12 is not
recommended for use with some Stratum DPLL clock
sources, or with unstable recovered network clocks
intended for loop timing configuration. It is also not
recommended for complex FEC ratios where the phase
detector is operated at less 1 MHz. For these
applications the
M2006-02
is suggested. The M2006-02
is identical to the M2006-12 except that it does not
include the HS function (nor the APC pin and phase
build-out function, which are discussed in the following
section).
Relationship Among Frequencies and Dividers
The VCSO center frequency must be specified at time
of order. The relationship between the VCSO (Fvcso)
frequency, the Mfin divider, the Mfec divider, the Rfec
divider, and the input reference frequency (Fin) is:
Mfec
-
Fvcso
=
Fin
×
Mfin
×
-------------
Rfec
As an example, for the
M2006-12-622.0800
, the non-FEC
and inverse-FEC PLL ratios in Table 4 enable use with
these corresponding input reference frequencies:
VCSO Clock
Frequency (MHz)
622.08
M2006-12-622.0800
÷
FEC Ratio
1
/ 1
238 / 255
237 / 255
236 / 255
Base Input Ref.
=
Frequency (MHz)
1
622.0800
666.5143
669.3266
672.1627
M2006-12-622.0800
Table 6: Example FEC PLL Rations and Input Reference Frequencies
Note 1: Input reference clock (“Fin”) can be the base frequency
shown divided by “Mfin” (as shown in Table 3 on pg. 3).
Maintaining PLL Lock:
The narrow tuning range of the VCSO requires that the
input reference frequency must remain suitable for the
current look-up table selection. For example, when
switching between “Inverse FEC ratio” and “Non-FEC
ratio” look-up table selections (see Table 4 on pg. 3), the
input reference frequency must change accordingly in
order for the PLL to lock.
M2006-12 Datasheet Rev 1.0
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
●
4 of 8
Networking & Communications
●
Revised 13Jul2004
w w w. i c s t . c o m
●
tel (508) 852-5400
Integrated
Circuit
Systems, Inc.
Automatic Phase Compensation (APC) Pin
The M2006-12 also includes a phase build-out function
that can be selectively enabled by asserting the APC
input (pin
25
) to logic
1
. The phase build-out function
works in conjunction with the HS function. When the
APC pin is asserted, the phase build-out function
enables the PLL to absorb most of the phase change of
the input clock which reduces re-lock time and the
generation of wander. (Wander is created in this case
by the generation of extra output clock cycles.)
When the APC pin is asserted, the phase build-out
function is triggered by same >4 ns phase transient (at
the phase detector) that triggers the HS function. Once
triggered, a new VCSO clock edge is selected for the
phase comparator feedback input. (The clock edge
selected is the one closest in phase to the new input
clock phase.) The residual phase detector phase error
following reselection is approximately 3-to-4 ns. The
narrow bandwidth selected by the HS function
minimizes VCSO drifting and switch transients during
the process.
It is recommended that the APC pin remain low when
the phase detector frequency is less than 4 MHz.
Otherwise, the M2006-12 may have difficulty locking to
reference upon power-up.
Outputs
The M2006-12 provides a total of two differential
LVPECL output pairs:
FOUT1
and
FOUT0.
Because each
output pair has its own P divider, the
FOUT1
pair and the
FOUT0
can output the two different frequencies at the
same time. For example,
FOUT1
can output
155.52
MHz
while
FOUT0
outputs
622.08
MHz.
Any unused output should be left unconnected
(floating) in the system application. This will
minimize output switching current and therefore
minimize noise modulation of the VCSO.
M2006-12
VCSO B
ASED
FEC C
LOCK
PLL
Product Data Sheet
External Loop Filter
To provide stable PLL operation, and thereby a low jitter
output clock, the M2006-12 requires the use of an
external loop filter. This is provided via the provided
filter pins (see Figure 4).
Due to the differential signal path design, the
implementation requires two identical complementary
RC filters as shown here.
R
LOOP
C
LOOP
R
POST
C
POST
C
POST
R
LOOP
OP_IN
4
9
C
LOOP
OP_OUT
8
5
R
POST
nOP_OUT
nVC
6
7
nOP_IN
VC
Figure 4: External Loop Filter
PLL bandwidth is affected by the “Mfec” value and the
“Mfin” value, as well as the VCSO frequency.
The various “Non-FEC ratio” settings can be used to
actively change PLL loop bandwidth in a given
application. See “FEC PLL Ratio Dividers Look-up
Table (LUT)” on pg. 3.
Consult factory for external loop filter component values.
PLL Simulator Tool Available
A free PC software utility is available on the ICS website
(www.icst.com). The M2000 Timing Modules PLL
Simulator is a downloadable application that simulates
PLL jitter and wander transfer characteristics. This
enables the user to set appropriate external loop
component values in a given application.
Go to the SAW PLL Simulator Software web page at
www.icst.com/products/calculators/m2000filterSWdesc.htm
A
BSOLUTE
M
AXIMUM
R
ATINGS1
Symbol Parameter
Rating
Unit
V
I
V
O
V
CC
T
S
Inputs
Outputs
Power Supply Voltage
Storage Temperature
-
0.5
to V
CC
+
0.5
-
0.5
to V
CC
+
0.5
4.6
V
V
V
o
C
-
45
to +
100
Table 7: Absolute Maximum Ratings
Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional operation of product at these conditions
or any conditions beyond those listed in Recommended Conditions of Operation, DC Characteristics, or
AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
M2006-12 Datasheet Rev 1.0
I n t e g r a t e d C i r c u i t S y s t e m s, I n c .
●
5 of 8
Networking & Communications
●
Revised 13Jul2004
w w w. i c s t . c o m
●
tel (508) 852-5400
京公网安备 11010802033920号
EEWORLD
