MSM9842GS-2K datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Consumption circuit> MSM9842GS-2K

MSM9842GS-2K: DescriptionSpeech Synthesizer With RCDG, PQFP56, 9 X 10 MM, PLASTIC, QFP-56; CategoryAnalog mixed-signal IC Consumption circuit; File Size174KB，35 Pages; ManufacturerOKI; Websitehttp://www.oki.com

Download Datasheet Parametric Compare View All

MSM9842GS-2K Overview

Speech Synthesizer With RCDG, PQFP56, 9 X 10 MM, PLASTIC, QFP-56

MSM9842GS-2K Parametric

Parameter Name	Attribute value
Maker	OKI
Parts packaging code	QFP
package instruction	QFP,
Contacts	56
Reach Compliance Code	unknown
Commercial integrated circuit types	SPEECH SYNTHESIZER WITH RCDG
JESD-30 code	R-PQFP-G56
length	10.5 mm
Number of functions	1
Number of terminals	56
On-chip memory type	FIFO
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Maximum seat height	2.25 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	9.5 mm

MSM9842GS-2K Preview

Contents

GENERAL DESCRIPTION ..........................................................................................1

FEATURES .................................................................................................................1

BLOCK DIAGRAM .....................................................................................................2

PIN CONFIGURATION (TOP VIEW) ...........................................................................3

PIN DESCRIPTIONS ..................................................................................................4

ABSOLUTE MAXIMUM RATINGS .............................................................................6

RECOMMENDED OPERATING CONDITIONS ..........................................................6

ELECTRICAL CHARACTERISTICS ...........................................................................6

DC Characteristics .............................................................................................................6

Analog Characteristics ....................................................................................................... 7

AC Characteristics .............................................................................................................7

TIMING DIAGRAMS ...................................................................................................8

Reset Timing .......................................................................................................................8

Read Timing .......................................................................................................................8

Write Timing ...................................................................................................................... 9

DMA Transfer Timing .....................................................................................................10

FUNCTIONAL DESCRIPTION ..................................................................................11

Voice synthesis method ...................................................................................................11

Data configuration when 8-bit bus is used .....................................................................11

Data configuration when 16-bit bus is used ................................................................... 12

FIFO memory configuration ...........................................................................................13

Playback Data Transfer Flowchart (without DMA transfer) ........................................19

DMA Control Method .....................................................................................................20

Playback Data Transfer Flowchart (with DMA transfer) .............................................. 22

Using External DAC ........................................................................................................ 23

COMMAND LIST ......................................................................................................24

Description of commands ...............................................................................................26

Description of status ........................................................................................................ 33

CPU INTERFACE EXAMPLES .................................................................................34

¡ Semiconductor

MSM9842

Voice Synthesis LSI with Built-in FIFO

MSM9842

GENERAL DESCRIPTION

The MSM9842 is a mono/stereo playback LSI with a built-in 1K bit FIFO for easy interface with

external systems or non-semiconductor memory. It utilizes multiple playback modes, including

the new ADPCM2 algorithm, which allows for even higher quality sound reproduction. The

playback functions of the MSM9842 are controlled by an MCU via 8/16 bus interface.

FEATURES

• 16/8-bit bus interface support

• FIFO capacity: User-definable (256/512/1024 bits)

(buffering time of 32 ms when using 8 kHz sampling frequency, 4-bit ADPCM2/ADPCM, and

in monaural playback)

• Four voice analysis and synthesis systems:

4, 5, 6, 7, 8-bit ADPCM2; 4-bit ADPCM; 8, 16-bit PCM; and 8-bit Nonlinear PCM

• Source oscillation frequency: 4.096 MHz

• Sampling frequency: 4.0 kHz, 6.4 kHz, 8.0 kHz, 12.8 kHz, 16.0 kHz, 32.0 kHz

• Volume control (8 steps: 0 dB to 21 dB)

• Built-in 14-bit D/A converter

• Built-in LPF: Attenuation factor -40 dBm/oct

• Package options:

56-pin plastic QFP (QFP56-P-910-2K)

MSM9842

¡ Semiconductor

BLOCK DIAGRAM

AOUTL

AOUTR

AGND

DGND

LPF

DAC

LPF

Volume Controller

EMP

MID

FUL/DREQR

CH/DACKR

FIFO

ADPCM2/ADPCM/PCM/Non-linear PCM

Synthesizer

External

DAC I/F

DASD

SOCK

D15 to D0

D/C

BUSY

MCU

I/F

DMA Controller

Timing Controller

TEST0

TEST1

DREQL DACKL

IOW

VCK XT

RESET

¡ Semiconductor

MSM9842

PIN CONFIGURATION (TOP VIEW)

51 DREQL

50 DACKL

48 TEST1

47 TEST0

49 DGND

44 DASD

43 SOCK

IOW

46 VCK

56 NC

53 NC

45 NC

54 XT

BUSY

41 D/C

37 FUL/DREQR

36 MID

35 EMP

34 CH/DACKR

RESET

32 NC

31 DV

30 AV

29 AOUTR

NC 15

D12 16

D13 17

D14 18

D15 19

NC 20

DGND 21

AGND 22

NC 23

NC 24

NC 25

NC 26

SG 27

AOUTL 28

NC 10

D8 11

D9 12

D10 13

D11 14

NC : No connection

56-pin plastic QFP

Note: This configuration may be changed.

MSM9842

¡ Semiconductor

PIN DESCRIPTIONS

Symbol

Type

Description

For 8-bit bus interface, the command allows these pins to be configured to be inputs or outputs

D15-D8

I/O

to input or output data to and from an external memory. Otherwise, these pins are configured

to be outputs only. For a 16-bit interface, these pins are bidirectional data to and from an external

microcontroller and memory.

D7-D0

D/C

BUSY

EMP

I/O

Birirectional data bus to input/output data and output status with an external microcontroller and

memory.

Write pulse input pin. This pin pulse "L" when command or voice data is input to the D15-D0 pins.

Read pulse input pin. This pin pulse "L" when status is output to the D15-D0 pins.

Accepts write pulse and read pulse when this pin is "L". Does not accept write pulse and read

pulse when this pin is "H".

Inputs voice data from D15-D0 pins when this pin is "H". Inputs/outputs command and

status from D7-D0 pins when this pin is "L".

This pin outputs an "L" level during recording, PLAYBACK or PAULSE.

"H" level indicates that there is no data in FIFO memory. Active "H" can be changed to active "L"

by command input.

"H" level indicates that more than half of the memory space is filled with data.

MID

Voice synthesis starts when MID changes to "H" level. Active "H" can be changed to active "L" by

command input.

"H" level indicates that FIFO memory is full of data. During playback, this pin is "H" and data

cannot be written in FIFO memory. Active "H" can be changed to active "L" by command input.

FUL/DREQR

DREQR is selected when DMA transfer and stereo playback are chosen by command input. In

this case, DREQR is a DMA transfer request signal for right voice data. When left FIFO memory

capacity is empty (EMP state), DREQR goes to "H" level. Active "H" can be changed to active "L"

by command input.

When stereo playback is selected and CH is "H", voice data is written in right FIFO memory, and

the EMP, MID or FUL pin outputs the status of left FIFO memory.

When CH is "L", data is written in left FIFO memory, and the EMP, MID or FUL pin outputs the

CH/DACKR

status of left FIFO memory. When DMA transfer and stereo playback are selected, DACKR is

selected. In this case, DACKR outputs a DMA transfer acknowledge signal.

When DACKR is "H", the

IOW

signal is accepted. Active "H" can be changed to active "L" by

command input.

When FIFO memory capacity is empty (EMP state), DREQL goes "H" and outputs a DMA transfer

DREQL

request signal. When stereo playback is selected, DREQL goes "H" and outputs a DMA transfer

request signal. Active "H" can be changed to active "L" by command input.

DMA transfer acknowledge signal. When DACKL is "H", the

IOW

signal is accepted.

DACKL

When stereo playback is selected, DACKL is a DMA transfer acknowledge signal for left FIFO

memory. Active "H" can be changed to active "L" by command input. If DMA transfer is not used,

set this pin to "L" level.

IOW

Signal to write external memory data to MSM9842 during DMA transfer.

If DMA transfer is not used, set this pin to "L" level.

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

MSM9842GS-2K Related Products

	MSM9842GS-2K
Description	Speech Synthesizer With RCDG, PQFP56, 9 X 10 MM, PLASTIC, QFP-56
Maker	OKI
Parts packaging code	QFP
package instruction	QFP,
Contacts	56
Reach Compliance Code	unknown
Commercial integrated circuit types	SPEECH SYNTHESIZER WITH RCDG
JESD-30 code	R-PQFP-G56
length	10.5 mm
Number of functions	1
Number of terminals	56
On-chip memory type	FIFO
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Maximum seat height	2.25 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	9.5 mm

Recommended Resources

Principle circuit of electromagnetic interference filter

Switching power supply circuit diagram

4017 decoding circuit

20HZ signal generator

Mains overvoltage and undervoltage automatic indication protection circuit

Complementary symmetrical power amplifier circuit

Analog circuit knowledge: basic usage of triodes: Transistors are the most commonly used basic knowledge of analog circuits. Transistors are semiconductor components that are widely used in circuit design. If you don’t know how to use transistors, yo...; fish001 Analogue and Mixed Signal

What is Ferroelectric RAM (FRAM)?: FRAM, also known as Ferroelectric Random Access Memory, is a memory technology that combines the non-volatility of Flash with the flexibility and low power consumption of SRAM. MSP430 ultra-low-power ...; Jacktang Microcontroller MCU

Let's talk about voltage follower: [size=4] The voltage gain of the voltage follower is one, so it is called a voltage follower. It is a common collector circuit composed of a triode. The signal is input from the base and output from t...; Jacktang Analogue and Mixed Signal

Serial port monitoring data How do you monitor the communication data between two serial ports (such as the serial port of the main control MCU and the blue...: Serial port monitoring dataHow do you monitor the data between two serial ports (such as the serial port of the main control MCU and the serial port of the Bluetooth chip )? I downloaded a serial port...; QWE4562009 Test/Measurement

FAQ_ Regarding the problem that the STEVAL_IDB007V1 evaluation board cannot upgrade the demo program through BlueNRG-1 Navigator: Author: ST engineer Weisheng CHEN Click to download the pdf document:Question: Why can't some older STEVAL_IDB007V1 boards be updated with the demo program via BlueNRG-1 Navigator? Background: When us...; nmg ST - Low Power RF

MSP430F169 basic clock configuration code practice: Here we choose XT2 external 8MHZ high frequency crystal as MLCK and SMCLK /**********渃畔***********//*Chip: MSP430F169Function: Configure the system clock to light up the LED. Connectthe 8/9 pins of th...; 火辣西米秀 Microcontroller MCU

CAN Conformance Test System Edge Time Test

　　CAN bus edge time will affect sampling accuracy, and sampling errors will cause continuous error frames, affecting CAN bus communication. So what is the CAN bus edge time standard? How to measure e...[Details]
What are the advantages of PIC series microcontrollers?

I. Introduction According to statistics, the annual capacity of single-chip microcomputers in my country has reached 100-300 million pieces, and it is growing at a rate of about 16% per year, but my ...[Details]
SPCE061A single chip collects voice signals and transmits them to PC for analysis

introduction With the continuous improvement of the integration level of single-chip microcomputers, modern single-chip microcomputers have digital signal processing functions, making it possi...[Details]
1602 LCD latest driver

/*1602LCD latest driver Note: 1602 LCD data port is P0 port ***Because the detection of LCD busy state is unstable, so use delay instead*** The character horizontal axis display range is 1--...[Details]
IDC: iPhone 13 is the world's best-selling mobile phone in the first quarter of 2022

According to the latest report from IDC, Apple's iPhone 13 was the world's best-selling smartphone in the first quarter of 2022. IDC said that despite Apple's serious supply problems, the iPhone 12...[Details]
Xiaomi successfully registered the "XIAOMI PAY" trademark

Recently, the status of the "XIAOMI PAY" trademark applied for registration by Xiaomi Technology Co., Ltd. was changed to registered, and the international classification is financial property manage...[Details]
Military satellite: French Helios military satellite

Helios is Europe's first generation of optical surveillance satellites, based on the main design and imaging system of SPOT. The first generation of satellites, Helios 1A and Helios 1B, were launch...[Details]
Samsung Galaxy S20 series One UI 2.5 system update: camera performance improved

According to netizens, the Samsung Galaxy S20 series has now pushed a system update: improved camera performance and applied Android's regular security patches (September 1). 　　Version number:...[Details]
STM32_EXTI external interrupt study notes

Reference: "STM32F4xx Chinese Reference Manual" System Configuration Controller and Interrupts and Events chapters. EXTI(External interrupt /evet controller) Those who have come into contact with...[Details]
Oscilloscope Things--Sampling Rate

Sampling rate, as the name implies, is the rate at which analog levels are converted into discrete sampling points per unit time. The sampling process reflects the essence of a digital oscilloscope: d...[Details]
STM32 study notes USART

USART Functional Overview The interface is connected to other devices via three pins (see Figure 248). Any USART bidirectional communication requires at least two pins: receive data input (RX) and tr...[Details]
Automobile Electric Power Steering System Using PIC Microcontroller

1 Introduction With the development of electronic control technology and its wide application in the automotive field, the Electric Power Steering (EPS) system has become one of the hot spots ...[Details]
Engineers explain: Reasons for dead lamp beads in T8 LED lamp withstand voltage test

Should T8LED lamps be subjected to a withstand voltage test before they are aged after manufacturing? Some manufacturers skip this step and ship them directly after aging. Why? The answer is that the...[Details]
Differential pulse width (pulse width) modulation circuit

Also known as differential pulse width (pulse width) modulation circuit, it uses the charging and discharging of the sensor capacitor to make the width of the circuit output pulse change with the cha...[Details]
Zhiji Auto IM AD 3.0 gives smart cars "intuition", comparable to a ten-year veteran driver

Today's new energy vehicle market is really competitive, not only in terms of price, but also in terms of technology and products. It is said that the second half of the new energy vehicle market i...[Details]

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components