IXLZ12N90 datasheet, PDF - EEWORLD Datasheet

IXLZ12N90: DescriptionPower Field-Effect Transistor, N-Channel, Metal-oxide Semiconductor FET,; CategoryDiscrete semiconductor The transistor; File Size681KB，8 Pages; ManufacturerIXYS

Download Datasheet Parametric View All

IXLZ12N90 Overview

Power Field-Effect Transistor, N-Channel, Metal-oxide Semiconductor FET,

Parameter Name	Attribute value
Maker	IXYS
package instruction	,
Reach Compliance Code	compliant
Configuration	Single
Maximum drain current (Abs) (ID)	12 A
FET technology	METAL-OXIDE SEMICONDUCTOR
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Polarity/channel type	N-CHANNEL
surface mount	NO

[2022 Digi-Key Innovation Design Competition] 1. ESP32-S2 environment construction and lighting: # Setting up the environment> Setting up the environment for ESP32S2 is relatively simple, and supports development directly on Windows. The environment I use is Win10. For setting up the environment,...; hehung DigiKey Technology Zone

EEWORLD University Hall----Live Replay: Using NI CompactDAQ and LabVIEW to Build a Sensor-Based Test System: Live Replay: Building a Sensor-Based Test System Using NI CompactDAQ and LabVIEW : https://training.eeworld.com.cn/course/26643...; hi5 Integrated technical exchanges

Problem with the second example in Chapter 10 of Zhou Hangci's book: I am studying ucosii and reading Zhou Hangci's "Programming Technology Based on Embedded Real-time Operating System (Second Edition)".See Chapter 10, Example 2: Using timer interrupts to control the s...; chenbingjy Real-time operating system RTOS

Application ends - [TI E2E community year-end benefits] CC3200-LAUNCHXL is given away for free, write a review and win a gift!: [font=微软雅黑][size=3][color=#ff0000][b]The application has ended. The shortlisted netizens have been notified via email. For details, please see >>[/b][/color][/size][/font][url=https://bbs.eeworld.com....; EEWORLD社区 Wireless Connectivity

Basic electrical characteristics of ceramic capacitors: Everyone take a look...; lorant Discrete Device

The relationship between FPGA memories.pdf: The relationship between FPGA memories.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY