EEWORLDEEWORLDEEWORLD

Part Number

Search

CV04-A6BC-40.000BQ

Description
HCMOS/TTL Output Clock Oscillator, 40MHz Nom, ROHS COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size691KB,1 Pages
ManufacturerCardinal Components
Environmental Compliance  
Download Datasheet Parametric View All

CV04-A6BC-40.000BQ Overview

HCMOS/TTL Output Clock Oscillator, 40MHz Nom, ROHS COMPLIANT, DIP-8/4

CV04-A6BC-40.000BQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCardinal Components
package instructionROHS COMPLIANT, DIP-8/4
Reach Compliance Codecompliant
Other featuresSYMMETRY 45/55 ALSO AVAILABLE
Maximum control voltage4.5 V
Minimum control voltage0.5 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
linearity15%
Manufacturer's serial numberCV04
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency40 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeHCMOS/TTL
Output load10 TTL, 15 pF
physical size13.2mm x 13.2mm x 5.6mm
longest rise time10 ns
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
maximum symmetry40/60 %
Thru Hole VCXO
CARDINAL COMPONENTS
• Half-size dip package
• Tight symmetry option
Series CV04
Part Numbering Example: CV04 L - A3 B3 - 15.360 A P
CV04
SERIES
CV04
L
VOLTAGE
Blank =
5.0V
L = 3.3V
A3
OPERATING TEMP.
A1=-10°C ~ +50°C
A2=-10°C ~ +60°C
A3=-30°C ~ +75°C
A4=-40°C ~ +75°C
A6=-0°C~+70°C
B3
STABILITY
BC =±100 ppm
BP = ±50 ppm
BR = ±25 ppm
15.360
FREQUENCY
A
TUNING RANGE
A = ±50 ppm
B = ±100 ppm
C = ±150 ppm
D = ±200 ppm
E = ±250 ppm
F = ±300 ppm
G = ±350 ppm
P
LINEARITY
Blank = ±20%
Q
= ±15%
P
= ±10%
Specifications:
Frequency Range:
1.000 MHz to 40.000 MHz
Available Stability Options:
±100 ppm
±50 ppm
±25 ppm
Output Series:
Input Voltage:
Frequency Tuning Range:
TTL/HCMOS
+5.0 VDC ±5%
+3.3 VDC ±5%
±50 ppm Min.
±100 ppm Min.
±150 ppm Min.
±200 ppm Min.
±250 ppm Min.
±300 ppm Min.
±350 ppm Min.
+2.5 VDC ±2.0 VDC (5V)
+1.65 VDC @ ±1.35 VDC
±20% Max.
±15% Max.
±10% Max.
Positive
TTL V
OL
=0.4 V Max.
TTL V
OH
=2.4 V Min.
HCMOS V
OL
=10%V
DD
V Max.
HCMOS V
OH
=90%V
DD
V Min.
-0°C to +70°C
-40°C to +85°C
10 TTL
15 pf HCMOS
20 mA (1.000 to 20.000 MHz)
40 mA (20.010 to 50.000 MHz)
50 mA (50.010 to 160.000 MHz)
10 ns
40/60%
45/55%
10 ms
-55°C to +125°C
CVO4
External Control Voltage:
Linearity:
Polarity of Freq. Slope:
Output Voltage:
Operating Temperature
Range Options:
Output Load:
Maximum Input Current:
Maximum Rise/Fall Time:
Duty Cycle:
Max Start-Up Time:
Storage Temperature:
155 Route 46 West
Wayne, NJ 07470
Rev: V-090414-13
Cardinal Components, Inc.
V-10
TEL:
(973)785-1333
E-MAIL: sales@cardinalxtal.com
WEB: http://www.cardinalxtal.com
Yanshan University teacher claims to have overturned the theory of relativity
Source: The Paper Li Zifeng, a teacher at Hebei Yanshan University and a recommended project for the 2021 Hebei Science and Technology Award, has attracted attention for his research titled "Adhering ...
eric_wang Talking
EEWORLD University Hall ---- Innovation of general-purpose operational amplifier and comparator chip
Innovation of general-purpose op amp and comparator chips : https://training.eeworld.com.cn/course/5674...
hi5 Analog electronics
[Perf-V Evaluation] Behavior simulation of breathing light based on Perf-V development board
PWM stands for Pulse Width Modulation. This article will use FPGA to generate PWM to drive the LED circuit.1. Design requirementsDefine a pulse width counter cnt1/cnt2, which are used to generate tria...
superstar_gu EE_FPGA Learning Park
Using proteus to learn ARM (LPC2103): familiar with the development environment
[size=4][color=#000000][backcolor=white]Recently, I have been learning ARM (LPC2103) by myself. I want to record all my learning experiences in this blog and make progress together with all the newcom...
灞波儿奔 Microcontroller MCU
Where is the rotation control point of the FILL filler block in PROTEL?
May I ask where is the rotation control point of the FILL block in PROTEL, as shown in the figure below....
一沙一世 stm32/stm8
When using DSP algorithms on FPGA, can only the provided hard core be used?
When using DSP algorithms on FPGA, can I only use the provided hard cores? I see that many FPGAs provide DSP cores, but they are not free. What is the approximate price? Is it possible to use free dev...
jinyi7016 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号