C91-EA5H-CW9 datasheet, PDF - EEWORLD Datasheet

C91-EA5H-CW9: DescriptionSingle Color LED, Orange, 7.1mm,; CategoryLED optoelectronic/LED photoelectric; File Size132KB，2 Pages; ManufacturerDDP Engineered LED Solutions; Environmental Compliance

Download Datasheet Parametric View All

C91-EA5H-CW9 Overview

Single Color LED, Orange, 7.1mm,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	DDP Engineered LED Solutions
Reach Compliance Code	unknown
color	ORANGE
Configuration	SINGLE
Maximum forward current	0.05 A
Number of functions	1
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Optoelectronic device types	SINGLE COLOR LED
shape	CYLINDRICAL
size	7.1 mm

The difference between multilayer PCB and LTCC: What are the advantages and disadvantages of traditional multi-layer PCB technology and LTCC technology? In addition to the fact that LTCC can embed filters, I can't think of any advantages of LTCC ov...; 明天你好123 PCB Design

The basis of the difference between TTL and CMOS: [align=left][size=4][color=#000000][backcolor=white]1, TTL level: [/backcolor][/color][/size] [size=4][color=#000000][backcolor=white]Output high level>2.4V, output low level=2.0V, input low levelcmos...; Jacktang Analogue and Mixed Signal

About Puzhong Technology 51 microcontroller development board v3.0, LED part of the problem: #include typedef unsigned char u8; typedef unsigned int u16; void delay(u16 i) { while(i--); } u8 a[]={0x18,0x24,0x42,0x81,0x42,0x24,0x18}; What does this line mean? , mainly used to implement somethi...; gbjkjku 51mcu

Understanding bandwidth: I have been exposed to bandwidth for a long time, but it seems that I have never figured it out. Today, I checked Baidu Encyclopedia and found that it solved many of my doubts. Here are some excerpts:...; Jacktang Analogue and Mixed Signal

Circuit output grounding problem.: There are three groups of circuits as shown in the figure (the 6291 above has only one group). If the 1st PIN of CN1 is connected to DGND by mistake during the test, what may happen? There are also so...; hau30729 Power technology

When AD software needs to drill vias to connect the network in the inner electrical layer segmentation, what is the minimum distance between the vias and the inner electrical layer segmentation edge?: When I used AD software to design a 6-layer board, I found a phenomenon. My fourth layer is the POWER layer, which divides the system power supply. When I need to drill vias for network connection, I ...; fangmian211 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components