IC ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch
Parameter Name | Attribute value |
Is it lead-free? | Contains lead |
Is it Rohs certified? | incompatible |
Maker | Toshiba Semiconductor |
Parts packaging code | SOIC |
package instruction | SOP, |
Contacts | 16 |
Reach Compliance Code | unknown |
series | ACT |
JESD-30 code | R-PDSO-G16 |
JESD-609 code | e0 |
length | 10.3 mm |
Load capacitance (CL) | 50 pF |
Logic integrated circuit type | D FLIP-FLOP |
Number of digits | 4 |
Number of functions | 1 |
Number of terminals | 16 |
Maximum operating temperature | 85 °C |
Minimum operating temperature | -40 °C |
Output polarity | COMPLEMENTARY |
Package body material | PLASTIC/EPOXY |
encapsulated code | SOP |
Package shape | RECTANGULAR |
Package form | SMALL OUTLINE |
Peak Reflow Temperature (Celsius) | 240 |
propagation delay (tpd) | 12.5 ns |
Certification status | Not Qualified |
Maximum seat height | 1.9 mm |
Maximum supply voltage (Vsup) | 5.5 V |
Minimum supply voltage (Vsup) | 4.5 V |
Nominal supply voltage (Vsup) | 5 V |
surface mount | YES |
technology | CMOS |
Temperature level | INDUSTRIAL |
Terminal surface | TIN LEAD |
Terminal form | GULL WING |
Terminal pitch | 1.27 mm |
Terminal location | DUAL |
Maximum time at peak reflow temperature | NOT SPECIFIED |
Trigger type | POSITIVE EDGE |
width | 5.3 mm |
minfmax | 80 MHz |
TC74ACT175F(TP1) | TC74ACT175F(EL) | |
---|---|---|
Description | IC ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch | IC ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOIC-16, FF/Latch |
Is it Rohs certified? | incompatible | incompatible |
Maker | Toshiba Semiconductor | Toshiba Semiconductor |
Parts packaging code | SOIC | SOIC |
package instruction | SOP, | SOP, |
Contacts | 16 | 16 |
Reach Compliance Code | unknown | unknown |
series | ACT | ACT |
JESD-30 code | R-PDSO-G16 | R-PDSO-G16 |
JESD-609 code | e0 | e0 |
length | 10.3 mm | 10.3 mm |
Load capacitance (CL) | 50 pF | 50 pF |
Logic integrated circuit type | D FLIP-FLOP | D FLIP-FLOP |
Number of digits | 4 | 4 |
Number of functions | 1 | 1 |
Number of terminals | 16 | 16 |
Maximum operating temperature | 85 °C | 85 °C |
Minimum operating temperature | -40 °C | -40 °C |
Output polarity | COMPLEMENTARY | COMPLEMENTARY |
Package body material | PLASTIC/EPOXY | PLASTIC/EPOXY |
encapsulated code | SOP | SOP |
Package shape | RECTANGULAR | RECTANGULAR |
Package form | SMALL OUTLINE | SMALL OUTLINE |
Peak Reflow Temperature (Celsius) | 240 | 240 |
propagation delay (tpd) | 12.5 ns | 12.5 ns |
Certification status | Not Qualified | Not Qualified |
Maximum seat height | 1.9 mm | 1.9 mm |
Maximum supply voltage (Vsup) | 5.5 V | 5.5 V |
Minimum supply voltage (Vsup) | 4.5 V | 4.5 V |
Nominal supply voltage (Vsup) | 5 V | 5 V |
surface mount | YES | YES |
technology | CMOS | CMOS |
Temperature level | INDUSTRIAL | INDUSTRIAL |
Terminal surface | TIN LEAD | TIN LEAD |
Terminal form | GULL WING | GULL WING |
Terminal pitch | 1.27 mm | 1.27 mm |
Terminal location | DUAL | DUAL |
Maximum time at peak reflow temperature | NOT SPECIFIED | NOT SPECIFIED |
Trigger type | POSITIVE EDGE | POSITIVE EDGE |
width | 5.3 mm | 5.3 mm |
minfmax | 80 MHz | 80 MHz |