CD74FCT541ATQM96 datasheet, PDF

CD74FCT541ATQM96: DescriptionBus Driver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20,; Categorylogic logic; File Size234KB，7 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric View All

CD74FCT541ATQM96 Overview

Bus Driver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20,

Parameter Name	Attribute value
Maker	Harris
package instruction	,
Reach Compliance Code	unknown
Other features	WITH DUAL OUTPUT ENABLE
series	FCT
JESD-30 code	R-PDSO-G20
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
propagation delay (tpd)	4.8 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal location	DUAL

Research on high-speed and high-precision frequency measurement based on FPGA.docx: Research on high-speed and high-precision frequency measurement based on FPGA.docx...; 雷北城 EE_FPGA Learning Park

EEWORLD University ---- Live playback: How to develop AI camera applications faster, simpler and at a lower cost: Live playback: How to develop AI camera applications faster, simpler and at a lower cost : https://training.eeworld.com.cn/course/27381...; hi5 Integrated technical exchanges

Power Factor Compensation and PFC Technology: [i=s] This post was last edited by qwqwqw2088 on 2019-5-27 07:17 [/i] [size=4]What is power factor compensation and what is power factor correction: [/size] [size=4] [/size] [size=4] Power factor comp...; qwqwqw2088 Analogue and Mixed Signal

Shanghai Semiconductor Equipment Company Recruitment: FPGA Engineer (3 years, 25-35k): Senior FPGA Engineer (Under 33 years old 25-35k*14+year-end bonus)Job Description:1 Complete demand analysis according to system hardware structure;2 Complete FPGA logic design according to applicatio...; 职涯有乐 Recruitment

Mixer Spurious Analysis: The system's up and down frequency conversion cannot be separated from the stray. Strictly speaking, all communications cannot be separated from the stray....; btty038 RF/Wirelessly

High-speed PCB signal routing rules TOP9 and 12 PCB wiring skills: [align=left][font="][size=5][color=#ff0000]Note: This post is forwarded for others to share. I have no experience in high-speed wiring. Save it first. [/color][/size][/font][/align][align=left][color=...; 18379433374 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components