EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ICL8021CJA

Description
IC,OP-AMP,SINGLE,BIPOLAR,DIP,8PIN,CERAMIC
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size175KB,5 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

ICL8021CJA Overview

IC,OP-AMP,SINGLE,BIPOLAR,DIP,8PIN,CERAMIC

ICL8021CJA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerRenesas Electronics Corporation
Parts packaging codeDIP
package instructionDIP, DIP8,.3
Contacts8
Reach Compliance Codenot_compliant
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
frequency compensationYES
JESD-30 codeR-XDIP-T8
JESD-609 codee0
low-dissonanceNO
micropowerYES
Nominal Negative Supply Voltage (Vsup)-15 V
Number of functions1
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP8,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply+-15 V
Programmable powerYES
Certification statusNot Qualified
Nominal supply voltage (Vsup)15 V
surface mountNO
technologyBIPOLAR
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL

ICL8021CJA Related Products

ICL8021CJA ICL8021CTY ICL8021MTY ICL8021CPA ICL8021CBA
Description IC,OP-AMP,SINGLE,BIPOLAR,DIP,8PIN,CERAMIC IC,OP-AMP,SINGLE,BIPOLAR,CAN,8PIN,METAL IC,OP-AMP,SINGLE,BIPOLAR,CAN,8PIN,METAL IC,OP-AMP,SINGLE,BIPOLAR,DIP,8PIN,PLASTIC IC,OP-AMP,SINGLE,BIPOLAR,SOP,8PIN,PLASTIC
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible
Maker Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation
Parts packaging code DIP BCY BCY DIP SOIC
package instruction DIP, DIP8,.3 , CAN8,.2 , CAN8,.2 DIP, DIP8,.3 SOP, SOP8,.25
Contacts 8 8 8 8 8
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant not_compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99
Amplifier type OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER OPERATIONAL AMPLIFIER
Architecture VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK VOLTAGE-FEEDBACK
frequency compensation YES YES YES YES YES
JESD-30 code R-XDIP-T8 O-MBCY-W8 O-MBCY-W8 R-PDIP-T8 R-PDSO-G8
JESD-609 code e0 e0 e0 e0 e0
low-dissonance NO NO NO NO NO
micropower YES YES YES YES YES
Nominal Negative Supply Voltage (Vsup) -15 V -15 V -15 V -15 V -15 V
Number of functions 1 1 1 1 1
Number of terminals 8 8 8 8 8
Maximum operating temperature 70 °C 70 °C 125 °C 70 °C 70 °C
Package body material CERAMIC METAL METAL PLASTIC/EPOXY PLASTIC/EPOXY
Encapsulate equivalent code DIP8,.3 CAN8,.2 CAN8,.2 DIP8,.3 SOP8,.25
Package shape RECTANGULAR ROUND ROUND RECTANGULAR RECTANGULAR
Package form IN-LINE CYLINDRICAL CYLINDRICAL IN-LINE SMALL OUTLINE
power supply +-15 V +-15 V +-15 V +-15 V +-15 V
Programmable power YES YES YES YES YES
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Nominal supply voltage (Vsup) 15 V 15 V 15 V 15 V 15 V
technology BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR
Temperature level COMMERCIAL COMMERCIAL MILITARY COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE WIRE WIRE THROUGH-HOLE GULL WING
Terminal location DUAL BOTTOM BOTTOM DUAL DUAL
encapsulated code DIP - - DIP SOP
surface mount NO - - NO YES
Terminal pitch 2.54 mm - - 2.54 mm 1.27 mm
Three Key Points to Successfully Solving FPGA Design Timing Problems
Three Key Points to Successfully Solving FPGA Design Timing Problems...
zxopenljx EE_FPGA Learning Park
[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download
[i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...
DDZZ669 MCU
[Project source code] Modify waveform display color based on FPGA Modelsim
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 Altera SoC
Custom IP core
In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...
teleagle FPGA/CPLD
Electromagnetic compatibility design of DSP digital control system
Abstract: Fully digital control has become an inevitable trend in the development of modern power electronic equipment control methods. In order to improve the accuracy and reliability of the control ...
JasonYoo RF/Wirelessly
What is the operating system generally used on airplanes?
Aviation software is not mysterious. From the perspective of computer architecture, it is not much different from ordinary computer systems. It is composed of processors, buses, I/O devices, storage d...
赵玉田 Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号