54122-810-32-1650LF datasheet, PDF

54122-810-32-1650LF: DescriptionBoard Connector, 64 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-810-32-1650LF Overview

Board Connector, 64 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.65 inch
body length	3.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	64

Initial hardware design, need some information about OMAPL138: Hello everyone, I am a student, and I want to design a board with OMAPL138 as the core. But the information I have is quite mixed, and there is little useful information, so I want to ask if you have ...; 流誓星空 TI Technology Forum

Live Q&A Highlights: Xilinx and Avnet focus on embedded vision applications to support artificial intelligence and assisted driving!: Live event details: https://www.eeworld.com.cn/huodong/Avnet_Xilinx_Webinar_20180510/ Click to view Live date: May 10, 2018, 10:00-11:30 a.m. Live schedule: 1. Xilinx FPGA technology solutions for ADA...; EEWORLD社区 FPGA/CPLD

[ESP32-S2-Kaluga-1 Review] 6. Packing up, the end of the LGVL lighting interface: To reply to the previous post, why the built-in symbol icon cannot be used, just select one of these four in menuconfig, the only difference is the size of the icon. In this way, you can select the WI...; RCSN Domestic Chip Exchange

Can this diagram be used in this way?: Because the IO of the microcontroller is 5V, and the sensor signal is 24V, I hope that the sensor can cut off the signal of the optocoupler while the IO controls the optocoupler. Because the IO of the...; sky999 PCB Design

About downloading programs using emulator: Question: When downloading the program using JT-LINK's SW method, what are the requirements for the high and low levels of the BOOT0 and BOOT1 pins?...; 深圳小花 MCU

Calling the Viterbi kernel: I'm working on the Viterbi decoder recently. I don't know if anyone has the manual for the viterbi core. When I call it, I get a lot of errors like Error (204009): Can't generate netlist output files ...; 'Friday Altera SoC

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components