16/32-Bit
Architecture
XC2261N/68N,
XC2263N/64N/65N
16/32-Bit Single-Chip Microcontroller
with 32-Bit Performance
XC2000 Family / Value Line
Data Sheet
V1.4 2011-07
Microcontrollers
Edition 2011-07
Published by
Infineon Technologies AG
81726 Munich, Germany
©
2011 Infineon Technologies AG
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or
characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any
information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties
and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights
of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest
Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in
question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
16/32-Bit
Architecture
XC2261N/68N,
XC2263N/64N/65N
16/32-Bit Single-Chip Microcontroller
with 32-Bit Performance
XC2000 Family / Value Line
Data Sheet
V1.4 2011-07
Microcontrollers
XC2261N/68N, XC2263N/64N/65N
XC2000 Family / Value Line
XC226xN Data Sheet
Revision History: V1.4 2011-07
Previous Versions:
V1.3, 2010-04
V1.2, 2009-12
V1.1, 2009-07
V1.0, 2009-03 Preliminary
Page
10
Subjects (major changes since last revision)
SAH temperature range added.
Temperature range availability information per device removed. Please
check temperature range availability through your ordering channel.
USIC “QSPI” protocol shortcut removed due to ambiguity (interpreted as
Queued SPI or Quad SPI)
Parameter
V
DDI
removed from absolute maximum ratings.
V
DDIM
and
V
DDI1
voltages are generated internally.
Parameter
V
DDI
min/max values replaced by
V
DDIM
and
V
DDI1
typical values.
Type of parameter changed from SR to CC.
V
DDIM
and
V
DDI1
voltages are
generated internally.
Formulas for leakage power consumption corrected.
Relaxed the conditions for short-term deviation of internal clock source
frequency
Δ
f
INT
.
Max values for
f
WU
changed as anounced in PCN 2010-013-A. Typical
values removed.
Added startup time from power-on
t
SPO
Added recommendation to avoid usage of LEV2V as PVC warning level
Corrected
N
SEC
minimum data retention time
t
RET
to 20 years
Clarified the number of flash erase cycles -
N
ER
- description. Minimum data
retention time
t
RET
listed in note column.
Added the minimum PLL free running frequency. Reduced the min/max
bandwidth.
Added section “Quality Declarations”
64
73
74
86
92
92
92
94
95
95
102
130
Trademarks
C166™, TriCore™ and DAVE™ are trademarks of Infineon Technologies AG.
Data Sheet
4
V1.4, 2011-07
XC2261N/68N, XC2263N/64N/65N
XC2000 Family / Value Line
We Listen to Your Comments
Is there any information in this document that you feel is wrong, unclear or missing?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
mcdocu.comments@infineon.com
Data Sheet
5
V1.4, 2011-07