UPD42S4810ALE-80 datasheet, PDF

UPD42S4810ALE-80: DescriptionIC,DRAM,FAST PAGE,512KX8,CMOS,SOJ,28PIN,PLASTIC; Categorystorage storage; File Size930KB，22 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric View All

UPD42S4810ALE-80 Overview

IC,DRAM,FAST PAGE,512KX8,CMOS,SOJ,28PIN,PLASTIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Renesas Electronics Corporation
Parts packaging code	SOJ
package instruction	SOJ, SOJ28,.44
Contacts	28
Reach Compliance Code	unknown
Maximum access time	80 ns
I/O type	COMMON
JESD-30 code	R-PDSO-J28
JESD-609 code	e0
memory density	4194304 bit
Memory IC Type	FAST PAGE DRAM
memory width	8
Number of terminals	28
word count	524288 words
character code	512000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOJ
Encapsulate equivalent code	SOJ28,.44
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
power supply	5 V
Certification status	Not Qualified
refresh cycle	1024
self refresh	YES
Maximum standby current	0.0003 A
Maximum slew rate	0.08 mA
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	DUAL

Common power symbols and their meanings: Power symbols, are you still confused? Commonly used power symbols are attached! In circuit design, there are always various power symbols, which often confuse people. Today, the editor has sorted out...; 成都亿佰特 Switching Power Supply Study Group

EEWORLD University - Teach you how to learn LittleVGL: Teach you how to learn LittleVGL step by step : https://training.eeworld.com.cn/course/5682LittlevGL is a free and open source graphics library that provides everything you need to create embedded GUI...; 桂花蒸 MCU

Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug.pdf: Altera SoC Architecture Excerpt - Altera SoC FPGA Adaptive Debug...; 雷北城 FPGA/CPLD

5. Common Emitter Amplifier Circuit: 1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...; wang27349715 Analog electronics

CPLD technology and its application.pdf: CPLD technology and its application.pdf...; zxopenljx EE_FPGA Learning Park

FPGA Design and Implementation of HDLC Control Protocol.pdf: FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...; zxopenljx EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components