EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC32MX564F128HT-80I/PT

Description
32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP64, 10 X 10 MM, 1 MM HEIGHT, LEAD FREE, PLASTIC, TQFP-64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size8MB,448 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric View All

PIC32MX564F128HT-80I/PT Overview

32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP64, 10 X 10 MM, 1 MM HEIGHT, LEAD FREE, PLASTIC, TQFP-64

PIC32MX564F128HT-80I/PT Parametric

Parameter NameAttribute value
MakerMicrochip
Parts packaging codeQFP
package instructionTFQFP,
Contacts64
Reach Compliance Codecompliant
ECCN code3A001.A.3
Has ADCYES
Address bus width
bit size32
maximum clock frequency50 MHz
DAC channelNO
DMA channelYES
External data bus width
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length10 mm
Number of I/O lines51
Number of terminals64
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeTFQFP
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE, FINE PITCH
Certification statusNot Qualified
ROM programmabilityFLASH
Maximum seat height1.2 mm
speed80 MHz
Maximum supply voltage3.6 V
Minimum supply voltage2.3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width10 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER, RISC
PIC32MX5XX/6XX/7XX
32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM)
with
Graphics Interface, USB, CAN, and Ethernet
Operating Conditions
• 2.3V to 3.6V, -40ºC to +105ºC, DC to 80 MHz
Timers/Output Compare/Input Capture
• Five General Purpose Timers:
- Five 16-bit and up to two 32-bit Timers/Counters
• Five Output Compare (OC) modules
• Five Input Capture (IC) modules
• Real-Time Clock and Calendar (RTCC) module
Core: 80 MHz/105 DMIPS MIPS32
®
M4K
®
• MIPS16e
®
mode for up to 40% smaller code size
• Code-efficient (C and Assembly) architecture
• Single-cycle (MAC) 32x16 and two-cycle 32x32 multiply
Clock Management
0.9% internal oscillator
Programmable PLLs and oscillator clock sources
Fail-Safe Clock Monitor (FSCM)
Independent Watchdog Timer
Fast wake-up and start-up
Communication Interfaces
• USB 2.0-compliant Full-Speed OTG controller
• 10/100 Mbps Ethernet MAC with MII and RMII interface
• CAN module:
- 2.0B Active with DeviceNet™ addressing support
• Six UART modules (20 Mbps):
- Supports LIN 1.2 protocols and IrDA
®
support
• Up to four 4-wire SPI modules (25 Mbps)
• Up to five I
2
C modules (up to 1 Mbaud) with SMBus
support
• Parallel Master Port (PMP)
Power Management
Low-power management modes (Sleep and Idle)
Integrated Power-on Reset, Brown-out Reset
0.5 mA/MHz dynamic current (typical)
41 µA IPD current (typical)
Direct Memory Access (DMA)
• Up to eight channels of hardware DMA with automatic
data size detection
• 32-bit Programmable Cyclic Redundancy Check (CRC)
• Six additional channels dedicated to USB, Ethernet and
CAN modules
Graphics Features
• External graphics interface with up to 34 Parallel Master
Port (PMP) pins:
- Interface to external graphics controller
- Capable of driving LCD directly with DMA and
internal or external memory
Input/Output
• 15 mA or 10 mA source/sink for standard V
OH
/V
OL
and
up to 22 mA for non-standard V
OH1
• 5V-tolerant pins
• Selectable open drain and pull-ups
• External interrupts
Analog Features
• ADC Module:
- 10-bit 1 Msps rate with one Sample and Hold (S&H)
- 16 analog inputs
- Can operate during Sleep mode
• Flexible and independent ADC trigger sources
• Comparators:
- Two dual-input Comparator modules
- Programmable references with 32 voltage points
Qualification and Class B Support
• AEC-Q100 REVG (Grade 2 -40ºC to +105ºC) planned
• Class B Safety Library, IEC 60730
Debugger Development Support
In-circuit and in-application programming
4-wire MIPS
®
Enhanced JTAG interface
Unlimited program and six complex data breakpoints
IEEE 1149.2-compatible (JTAG) boundary scan
TFBGA
100
83
0.50
14x14x1
121
83
0.80
10x10x1.1
VTLA
124
83
0.50
9x9x0.9
Packages
Type
Pin Count
I/O Pins (up to)
Contact/Lead Pitch
Dimensions
Note:
QFN
64
51
0.50
9x9x0.9
64
51
0.50
10x10x1
TQFP
100
83
0.40
12x12x1
All dimensions are in millimeters (mm) unless specified.
2009-2013 Microchip Technology Inc.
DS60001156H-page 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号