D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
EL4543
Data Sheet
September 13, 2007
FN7325.11
Triple Differential Twisted-Pair Driver with
Common-Mode Sync Encoding
The EL4543 is a high bandwidth triple differential amplifier
with integrated encoding of video sync signals. The inputs
are suitable for handling high speed video or other
communications signals in either single-ended or differential
form, and the common-mode input range extends all the way
to the negative rail enabling ground-referenced signalling in
single supply applications. The high bandwidth enables
differential signalling onto standard twisted-pair or coax with
very low harmonic distortion, while internal feedback
ensures balanced gain and phase at the outputs reducing
radiated EMI and harmonics.
Embedded logic encodes standard video horizontal and
vertical sync signals onto the common mode of the twisted
pair(s), transmitting this additional information without the
requirement for additional buffers or transmission lines. The
EL4543 enables significant system cost savings when
compared with discrete line driver alternatives.
The EL4543 is available in both a 24 Ld QSOP package and
a 20 Ld QFN package and is specified for operation over the
-40°C to +85°C temperature range.
TABLE 1. SYNC SIGNAL ENCODING
COMMON
MODE A
(RED)
3.0
2.5
2.0
2.5
COMMON
MODE B
(GREEN)
2.0
3.0
3.0
2.0
COMMON
MODE C
(BLUE)
2.5
2.0
2.5
3.0
Features
• Fully differential inputs, outputs, and feedback
• 350MHz -3dB bandwidth
• 1200V/µs slew rate
• -75dB distortion at 5MHz
• Single 5V to 12V operation
• 50mA minimum output current
• Low power - 36mA total typical supply current
• Pb-free available (RoHS compliant)
Applications
• Twisted-pair drivers
• Differential line drivers
• VGA over twisted-pair
• Transmission of analog signals in a noisy environment
Ordering Information
PART
NUMBER
EL4543IU
EL4543IU-T7**
EL4543IU-T13**
EL4543IUZ
(See Note)
EL4543IUZ-T7**
(See Note)
EL4543IUZ-T13**
(See Note)
EL4543IL
PART
MARKING
EL4543IU
EL4543IU
EL4543IU
EL4543IUZ
EL4543IUZ
EL4543IUZ
4543IL
4543IL
4543IL
4543ILZ
4543ILZ
4543ILZ
PACKAGE
24 Ld QSOP
24 Ld QSOP
24 Ld QSOP
24 Ld QSOP
(Pb-free)
24 Ld QSOP
(Pb-free)
24 Ld QSOP
(Pb-free)
20 Ld 4x4 QFN*
20 Ld 4x4 QFN*
20 Ld 4x4 QFN*
20 Ld 4x4 QFN*
(Pb-free)
20 Ld 4x4 QFN*
(Pb-free)
20 Ld 4x4 QFN*
(Pb-free)
PKG.
DWG. #
MDP0040
MDP0040
MDP0040
MDP0040
MDP0040
MDP0040
L20.4x4B
L20.4x4B
L20.4x4B
L20.4x4B
L20.4x4B
L20.4x4B
H
Low
Low
High
High
V
High
Low
Low
High
TABLE 2. INPUT LOGIC THRESHOLD (+5V SUPPLY)
V
LO
, max
V
HI
, min
0.8V
2V
EL4543IL-T7**
EL4543IL-T13**
EL4543ILZ
(See Note)
EL4543ILZ-T7**
(See Note)
EL4543ILZ-T13**
(See Note)
*20 Ld 4x4 QFN, exposed pad 2.7 x 2.7mm is connected to V
S
-
**Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ
special Pb-free material sets; molding compounds/die attach
materials and 100% matte tin plate PLUS ANNEAL - e3 termination
finish, which is RoHS compliant and compatible with both SnPb and
Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J STD-020.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004-2007. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
EL4543
Pinouts
EL4543
(24 LD QSOP)
TOP VIEW
EN 1
VINA+ 2
VINA- 3
NC 4
VSYNC 5
HSYNC 6
NC 7
VINB+ 8
VINB- 9
NC 10
VINC+ 11
VINC- 12
+
-
+
-
+
-
24 VOUTA+
23 VOUTA-
22 NC
21 VS+
20 VS-
19 NC
18 VOUTB+
17 VOUTB-
16 NC
15 VOUTC+
14 VOUTC-
13 NC
VSYNC 1
HSYNC 2
NC 3
VINB+ 4
VINB- 5
VOUTC+ 10
VINC+ 6
VINC- 7
NC 8
VOUTC- 9
THERMAL
PAD
EL4543
(20 LD QFN)
TOP VIEW
17 VOUTA+
16 VOUTA-
15 VS+
14 VS-
13 NC
12 VOUTB+
11 VOUTB-
19 VINA+
20 VINA-
2
18 EN
FN7325.11
September 13, 2007
EL4543
Absolute Maximum Ratings
(T
A
= +25°C)
Supply Voltage (V
S
+
& V
S
-).
. . . . . . . . . . . . . . . . . . . . . . . . . . .+12V
Maximum Output Continuous Current . . . . . . . . . . . . . . . . . . ±70mA
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +135°C
Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C
V
IN
+, V
INB
. . . . . . . . . . . . . . . V
S
-
+ 0.8V (min) to V
S
+
- 0.8V (max)
V
IN
- - V
INB
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±5V
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are
at the specified temperature and are pulsed tests, therefore: T
J
= T
C
= T
A
Electrical Specifications
PARAMETER
AC PERFORMANCE
BW (-3dB)
SR
T
STL
GBW
HD2
HD3
dP
dG
-3dB Bandwidth
V
S
+ = +5V, V
S
- = 0V, T
A
= +25°C, V
IN
= 0V, R
L
= 150Ω, unless otherwise specified.
CONDITIONS
MIN
(Note 1)
TYP
MAX
(Note 1)
UNIT
DESCRIPTION
V
OUT
= 2V
P-P
R
L
= 200Ω
600
350
1000
13.6
700
MHz
V/µs
ns
MHz
dBc
dBc
°
%
Differential Slew Rate
Settling Time to 0.1%
Gain Bandwidth Product
2nd Harmonic Distortion
3rd Harmonic Distortion
Differential Phase @ 3.58MHz
Differential Gain @ 3.58MHz
f = 20MHz, R
L
= 200Ω
f = 20MHz, R
L
= 200Ω
-70
-70
0.01
0.01
INPUT CHARACTERISTICS
V
OS
I
IN
Z
IN
C
IN
V
DIFF
V
CM
V
N
CMRR
EN
Input Referred Offset Voltage
Input Bias Current (V
IN
+, V
IN
+)
Differential Input Impedance
Input Capacitance
Differential Input Range
Input Common Mode Voltage Range
Input Referred Voltage Noise
Input Common Mode Rejection Ratio
Threshold
V
CM
= 0 to 2V
60
V
S
+ = +5V, V
S
- = 0V.
See Figure 7 for higher supply voltages.
0
27
80
1.4
Capacitance between any single input pin
and the power supplies
-10
-30
2
-15
180
4
±0.75
2.3
10
-10
mV
µA
kΩ
pF
V
V
nV/√Hz
dB
V
OUTPUT CHARACTERISTICS
I
OUT
C
OUT
Output Peak Current
Output Capacitance (Disabled)
Capacitance between any single output pin
and the power supplies when disabled
40
60
12
mA
pF
DC PERFORMANCE
A
V
Voltage Gain
V
IN
= 0.8V
P-P
1.82
1.96
2.05
V/V
SUPPLY CHARACTERISTICS
V
SUPPLY
I
S
PSRR
NOTE:
1. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.
Supply Operating Range
Power Supply Current (per Channel)
Power Supply Rejection Ratio
V
S
+ to V
S
-
5
12.3
70
14.5
80
12
16.2
V
mA
dB
3
FN7325.11
September 13, 2007
EL4543
Pin Descriptions
QFN
QSOP
PIN NUMBER PIN NUMBER
18
1
PIN NAME
EN
PIN DESCRIPTION
Disables video inputs and outputs
EN
EQUIVALENT CIRCUIT
V
SM
CIRCUIT 1
19
20
3, 8, 13
1
2
3
4, 7, 10, 13,
16, 19, 22
5
VINA+
VINA-
NC
VSYNC
Non-inventing input
Inverting input
Not connected
Vertical sync logic input
SYNC
V
SM
CIRCUIT 2
2
4
5
6
7
9
10
11
12
14, Thermal
Pad
15
16
17
6
8
9
11
12
14
15
17
18
20
21
23
24
HSYNC
VINB+
VINB-
VINC+
VINC-
VOUTC-
VOUTC+
VOUTB-
VOUTB+
VS-
VS+
VOUTA-
VOUTA+
Horizontal sync logic input
Non-inverting input
Inverting input
Non-inverting input
Inverting input
Inverting output
Non-inverting output
Inverting output
Non-inverting output
Negative supply
Positive supply
Non-inverting output
Inverting output
Reference Circuit 2
4
FN7325.11
September 13, 2007
京公网安备 11010802033920号
EEWORLD
