EEWORLDEEWORLDEEWORLD

Part Number

Search

M5-320/160-6HNC

Description
EE PLD, 6.5ns, CMOS, PQFP208, HEAT SINK, PLASTIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size1MB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Environmental Compliance
Download Datasheet Parametric View All

M5-320/160-6HNC Overview

EE PLD, 6.5ns, CMOS, PQFP208, HEAT SINK, PLASTIC, QFP-208

M5-320/160-6HNC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerLattice
Parts packaging codeQFP
package instructionHFQFP,
Contacts208
Reach Compliance Codecompliant
ECCN codeEAR99
maximum clock frequency91 MHz
JESD-30 codeS-PQFP-G208
JESD-609 codee3
length28 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines160
Number of terminals208
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 160 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeHFQFP
Package shapeSQUARE
Package formFLATPACK, HEAT SINK/SLUG, FINE PITCH
Peak Reflow Temperature (Celsius)245
Programmable logic typeEE PLD
propagation delay6.5 ns
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width28 mm
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automated Test
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,
and System General
Publication#
20446
Amendment/0
Rev:
I
Issue Date:
September 2000
How to use ATA-L series underwater acoustic power amplifier?
[i=s]This post was last edited by aigtekatdz on 2022-3-28 18:44[/i]How to use ATA-L series underwater acoustic power amplifier?...
aigtekatdz Test/Measurement
Live broadcast at 10 am today [Infineon Smart Door Lock Solution]
Different from traditional door locks, smart door locks are locks that have been launched in the domestic market in recent years. They are more intelligent and simple in terms of user security, identi...
EEWORLD社区 Security Electronics
[GD32E231 DIY Contest] Getting Started
1. Environment Construction GD32E231 needs keil5.25 or above to support. The old version of the compiler does not support the latest M23 kernel. Install the GD32E231 support package.2. DEMO test simul...
ltbytyn GD32 MCU
[CB5654 Intelligent Voice Development Board Review] Demonstration of Voice Recognition Processing
[i=s]This post was last edited by jinglixixi on 2021-12-10 10:51[/i]...
jinglixixi Domestic Chip Exchange
Install Debian 8 system
When installing Ubuntu or Debian, it is recommended to use EMMC storage as it has a large capacity. 1. Download the debian system and modify related configurations a. Download the system wget -c [url]...
明远智睿Lan Linux and Android
CC2640 CC1310 high and low temperature test
CC13/26XX is TI's new generation of ultra-low power multi-protocol SOC processors that support Sub1G, 2.4G private protocols, BLE, Zigbee, RF4CE and 6LowPan.CC2640 is a BLE low-power Bluetooth chip, a...
Aguilera RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号