EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C1019B-15ZXCT

Description
Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, LEAD FREE, TSOP2-32
Categorystorage    storage   
File Size320KB,8 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric Compare View All

CY7C1019B-15ZXCT Overview

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, LEAD FREE, TSOP2-32

CY7C1019B-15ZXCT Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Parts packaging codeTSOP2
package instructionLEAD FREE, TSOP2-32
Contacts32
Reach Compliance Codeunknown
ECCN code3A991.B.2.B
Maximum access time15 ns
JESD-30 codeR-PDSO-G32
JESD-609 codee3
length20.95 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX8
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width10.16 mm
CY7C1019B
128K x 8 Static RAM
Features
• High speed
— t
AA
= 12 ns
• CMOS for optimum speed/power
• Center power/ground pinout
• Automatic power-down when deselected
• Easy memory expansion with CE and OE options
• Functionally equivalent to CY7C1019
• Available in Pb-free and non Pb-free 32-pin TSOP II, non
Pb-free 400-mil-wide SOJ packages.
expansion is provided by an active LOW Chip Enable (CE), an
active LOW Output Enable (OE), and tri-state drivers. This
device has an automatic power-down feature that significantly
reduces power consumption when deselected.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O
pins (I/O
0
through I/O
7
) is then written into the location
specified on the address pins (A
0
through A
16
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
Functional Description
The CY7C1019B is a high-performance CMOS static RAM
organized as 131,072 words by 8 bits. Easy memory
Logic Block Diagram
Pin Configurations
SOJ /TSOPII
Top View
A
0
A
1
A
2
A
3
CE
I/O
0
I/O
1
V
CC
V
SS
I/O
2
I/O
3
WE
A
4
A
5
A
6
A
7
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A
16
A
15
A
14
A
13
OE
I/O
7
I/O
6
V
SS
V
CC
I/O
5
I/O
4
A
12
A
11
A
10
A
9
A
8
I/O
0
INPUT BUFFER
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
I/O
1
ROW DECODER
I/O
2
SENSE AMPS
128K x 8
ARRAY
I/O
3
I/O
4
I/O
5
CE
WE
OE
COLUMN
DECODER
POWER
DOWN
I/O
6
I/O
7
Selection Guide
-12
Maximum Access Time
Maximum Operating Current
Maximum Standby Current
12
140
10
-15
15
130
10
Unit
ns
mA
mA
A
9
A
10
A
11
A
12
A
13
A
14
A
15
A
16
Cypress Semiconductor Corporation
Document #: 38-05026 Rev. *C
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised August 3, 2006

CY7C1019B-15ZXCT Related Products

CY7C1019B-15ZXCT CY7C1019B-12ZXCT
Description Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, LEAD FREE, TSOP2-32 Standard SRAM, 128KX8, 12ns, CMOS, PDSO32, LEAD FREE, TSOP2-32
Parts packaging code TSOP2 TSOP2
package instruction LEAD FREE, TSOP2-32 TSOP2,
Contacts 32 32
Reach Compliance Code unknown unknown
ECCN code 3A991.B.2.B 3A991.B.2.B
Maximum access time 15 ns 12 ns
JESD-30 code R-PDSO-G32 R-PDSO-G32
JESD-609 code e3 e3
length 20.95 mm 20.95 mm
memory density 1048576 bit 1048576 bit
Memory IC Type STANDARD SRAM STANDARD SRAM
memory width 8 8
Number of functions 1 1
Number of terminals 32 32
word count 131072 words 131072 words
character code 128000 128000
Operating mode ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C
organize 128KX8 128KX8
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 TSOP2
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
Parallel/Serial PARALLEL PARALLEL
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface TIN TIN
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL DUAL
width 10.16 mm 10.16 mm
New network architecture of 5G system
...
btty038 RF/Wirelessly
This switching circuit
I would like to ask you guys, what is wrong with this switch circuit, how to pull it down at the G pole, is there a problem somewhere else? What needs to be improved?...
51、32小鬼 Power technology
Analog Discovery 2 Review (7) Exploring the Implementation of an Impedance Analyzer
[i=s]This post was last edited by cruelfox on 2019-12-16 07:58[/i]  In the previous two posts Analog Discovery 2 Review (5) Acquisition System Hardware Analysis and Analog Discovery 2 Review (6) Wavef...
cruelfox Test/Measurement
Two excellent debugging host computers with host computer communication protocol program support arbitrary call transplantation
[align=center][b]Two excellent debugging host computers with host computer communication protocol program[/b][/align][align=center][b]Support arbitrary calling[/b][/align][align=left] [/align][align=l...
bqgup Innovation Lab
How is the A7800 powered?
As shown in the figure, the current detection A7800 is the 5th pin of the photoelectric isolation amplifier. GND is not directly connected to the circuit GND. Is it realized by turning on the lower tu...
cgu Motor Drive Control(Motor Control)
EFINIX FPGA Video Image Learning Solution - Open Source
Six kingdoms are over, four seas are one, Shushan is still, and Afang is emerging. In the ten years from 2008 to 2018, Xilnix has won three cities in the FPGA industry and become the industry leader. ...
wisdomzhang EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号