WSN452795R30FEK datasheet, PDF

WSN452795R30FEK: DescriptionRESISTOR, WIRE WOUND, 2 W, 1 %, 20 ppm, 95.3 ohm, SURFACE MOUNT, 4527, CHIP, GREEN; CategoryPassive components The resistor; File Size119KB，3 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

WSN452795R30FEK Overview

RESISTOR, WIRE WOUND, 2 W, 1 %, 20 ppm, 95.3 ohm, SURFACE MOUNT, 4527, CHIP, GREEN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	SMT, 4527
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	AEC-Q200, NON-INDUCTIVE, PRECISION
structure	Rectangul
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	275 °C
Minimum operating temperature	-65 °C
Package height	4.24 mm
Package length	11.56 mm
Package form	SMT
Package width	6.98 mm
method of packing	Bulk
Rated power dissipation(P)	2 W
Rated temperature	70 °C
resistance	95.3 Ω
Resistor type	FIXED RESISTOR
size code	4527
surface mount	YES
technology	WIRE WOUND
Temperature Coefficient	20 ppm/°C
Terminal shape	WRAPAROUND
Tolerance	1%
Operating Voltage	13.8058 V
Base Number Matches	1

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Weekly highlights: 2018.11.12-2018.11.18: [size=4]Another week has passed, time flies by so fast. Let's take a look at the highlights of the past week! [/size] [size=4][color=#ff0000][b]Recommended wonderful posts:[/b][/color][/size] [size=4]...; okhxyyo Talking

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components