CY74FCT163LDH245PVC datasheet, PDF

Datasheet> All Categories > logic> logic> CY74FCT163LDH245PVC

CY74FCT163LDH245PVC: DescriptionBus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48; Categorylogic logic; File Size126KB，6 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric Compare View All

CY74FCT163LDH245PVC Overview

Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48

CY74FCT163LDH245PVC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Cypress Semiconductor
Parts packaging code	SSOP
package instruction	0.300 INCH, 0.025 INCH PITCH, SSOP-48
Contacts	48
Reach Compliance Code	not_compliant
Other features	WITH DIRECTION CONTROL; BUS HOLD I/P\'S
Control type	COMMON CONTROL
Counting direction	BIDIRECTIONAL
series	FCT
JESD-30 code	R-PDSO-G48
JESD-609 code	e0
length	15.875 mm
Logic integrated circuit type	BUS TRANSCEIVER
MaximumI(ol)	0.006 A
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP48,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
power supply	3/3.3 V
Prop。Delay @ Nom-Sup	7 ns
propagation delay (tpd)	7 ns
Certification status	Not Qualified
Maximum seat height	2.794 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
translate	N/A
width	7.5 mm

Preview

Download Datasheet

View All

CY74F

fax id: 7049

CY74FCT163245

CY74FCT163H245

CY74FCT163LD245

CY74FCT163LDH245

16-Bit Transceiver

Features

• Low power, pin-compatible replacement for LCX, LPT,

LVC, LVCH & LVT families

• 5V tolerant inputs and outputs*

• 6 mA & 24 mA balanced drive outputs

• Power-off disable outputs permits live insertion

• Edge-rate control circuitry for reduced noise

• FCT-C speed at 4.1 ns

• Latch-up performance exceeds JEDEC standard no. 17

• Typical output skew < 250ps

• Industrial temperature range of –40°C to +85°C

• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)

• Typical

olp

(ground bounce) performance exceeds Mil

Std 883D

• V

= 2.7V to 3.6V

• ESD (HBM) > 2000V

CY74FCT163H245

• Bus hold on data inputs

• Eliminates the need for external pull-up or pull-down

resistors

• *Devices with bus hold are not recommended for trans-

lating rail-to-rail CMOS signals to 3.3V logic levels

CY74FCT163LD245

• Lite Drive™ option for low noise applications

• 6 mA balanced drive outputs

• FCT-A speed at 4.8 ns

• V

= 3.0V to 3.6V

• ESD (HBM) > 1100V

Functional Description

These 16-bit transceivers are designed for use in bidirectional

synchronous communication between two buses, where high

speed and low power are required. Direction of data flow is

controlled by (DIR), the Output Enable (OE) transfers data

when LOW and isolates the buses when HIGH. The outputs are

24-mA balanced output drivers with current limiting resistors to

reduce the need for external terminating resistors and provide

for minimal undershoot and reduced ground bounce..

The CY74FCT163H245 and the CY74FCT163LDH245 have

“bus hold” on the data inputs, which retain the input’s last state

whenever the input goes to high impedance. This eliminates

the need for pull-up/down resistors and prevents floating in-

puts.

The CY74FCT163245 and the CY74FCT163LD245 are de-

signed with inputs and outputs capable of being driven by 5.0V

buses, allowing them to be used in mixed voltage systems as

translators. The outputs are also designed with a power off

disable feature enabling them to be used in applications requir-

ing live insertion.

Logic Block Diagrams CY74FCT163245, CY74FCT163H245,

CY74FCT163LD245, CY74FCT163LDH245

DIR

Pin Configuration

SSOP/TSSOP

Top View

DIR

GND

7 163245 42

8 163H245 41

GND

DIR

GND

Lite Drive is a trademark of Cypress Semiconductor Corporation.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

• CA 95134 •

408-943-2600

February 26, 1997 - Revised April 20, 1998

CY74FCT163LDH245PVC Related Products

	CY74FCT163LDH245PVC	CY74FCT163LD245PVC	CY74FCT163LDH245PAC	CY74FCT163LDH245APVC	CY74FCT163245APAC	CY74FCT163LD245PAC	CY74FCT163245CPAC
Description	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.240 INCH, 0.0196 INCH PITCH, TSSOP-48	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, 0.025 INCH PITCH, SSOP-48	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.240 INCH, 0.0196 INCH PITCH, TSSOP-48	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.240 INCH, 0.0196 INCH PITCH, TSSOP-48	Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.240 INCH, 0.0196 INCH PITCH, TSSOP-48
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	SSOP	SSOP	TSSOP	SSOP	TSSOP	TSSOP	TSSOP
package instruction	0.300 INCH, 0.025 INCH PITCH, SSOP-48	0.300 INCH, 0.025 INCH PITCH, SSOP-48	0.240 INCH, 0.0196 INCH PITCH, TSSOP-48	0.300 INCH, 0.025 INCH PITCH, SSOP-48	0.240 INCH, 0.0196 INCH PITCH, TSSOP-48	0.240 INCH, 0.0196 INCH PITCH, TSSOP-48	0.240 INCH, 0.0196 INCH PITCH, TSSOP-48
Contacts	48	48	48	48	48	48	48
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
Other features	WITH DIRECTION CONTROL; BUS HOLD I/P\'S	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL; BUS HOLD I/P\'S	WITH DIRECTION CONTROL; BUS HOLD I/P\'S	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL	WITH DIRECTION CONTROL
Control type	COMMON CONTROL	COMMON CONTROL	COMMON CONTROL	COMMON CONTROL	COMMON CONTROL	COMMON CONTROL	COMMON CONTROL
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
series	FCT	FCT	FCT	FCT	FCT	FCT	FCT
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
length	15.875 mm	15.875 mm	12.5 mm	15.875 mm	12.5 mm	12.5 mm	12.5 mm
Logic integrated circuit type	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER	BUS TRANSCEIVER
MaximumI(ol)	0.006 A	0.006 A	0.006 A	0.006 A	0.024 A	0.006 A	0.024 A
Number of digits	8	8	8	8	8	8	8
Number of functions	2	2	2	2	2	2	2
Number of ports	2	2	2	2	2	2	2
Number of terminals	48	48	48	48	48	48	48
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SSOP	TSSOP	SSOP	TSSOP	TSSOP	TSSOP
Encapsulate equivalent code	SSOP48,.4	SSOP48,.4	TSSOP48,.3,20	SSOP48,.4	TSSOP48,.3,20	TSSOP48,.3,20	TSSOP48,.3,20
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply	3/3.3 V	3/3.3 V	3/3.3 V	3/3.3 V	3/3.3 V	3/3.3 V	3/3.3 V
Prop。Delay @ Nom-Sup	7 ns	7 ns	7 ns	4.8 ns	4.8 ns	7 ns	4.1 ns
propagation delay (tpd)	7 ns	7 ns	7 ns	4.8 ns	4.8 ns	7 ns	4.1 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.794 mm	2.794 mm	1.1 mm	2.794 mm	1.1 mm	1.1 mm	1.1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	2.7 V	3 V	2.7 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.5 mm	0.635 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
translate	N/A	N/A	N/A	N/A	N/A	N/A	N/A
width	7.5 mm	7.5 mm	6.1 mm	7.5 mm	6.1 mm	6.1 mm	6.1 mm
Maker	Cypress Semiconductor	-	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor

Recommended Resources

Experimental power supply circuit diagram for students

Tianjin ZT-2 hearing aid circuit

Huahong CDR30LA-CDR150WA electric water heater circuit diagram

Capacitor leakage tester

555 darkroom timer circuit (1)

Accurate FM tuning indication circuit

Yatli AT-START-F403A Review Summary: Event details: https://en.eeworld.com/bbs/elecplay/content/141AT-START-F403AAT-START-F403A helps you explore the high performance features of the AT32F403A ARM Cortex-M4F 32-bit processor with FPU cor...; okhxyyo Domestic Chip Exchange

National Undergraduate Electronic Design Competition Commonly Used Modules and Related Devices Data Album: [i=s]This post was last edited by Rambo on 2019-7-16 09:49[/i]A collection of commonly used modules and related device data for the National Undergraduate Electronic Design Competition. 114 high-quali...; 兰博 Electronics Design Contest

Designing 3G mobile phones requires choosing the best IC integration method: SiPs and SoCs are currently in vogue. Understand whether they''re right for your design.(www.52rd.com)By Bill Krenik, Dennis Buss, and Peter Rickert, Texas Instruments The era of the voice-only mobile...; fly RF/Wirelessly

TOP223 chip: Looking for drawing software suitable for TOP223 chip...; 生气的青柠 Analog electronics

Effects of Improper Use of Derived Clocks on Logic Timing: After the project code is compiled, the following information is printed: Info: Clock "CLK48M" has Internalfmax of 67.47 MHz between source register "GLUE_LGC:glue|MCLK" and destination register "img_...; Jacktang DSP and ARM Processors

Oscilloscope measurement of automotive LIN bus signal and waveform analysis: In addition to the CAN communication method, there is another low-cost communication method in automotive network communication - the LIN system. Its English name is "Local Interconnect Network". The ...; Micsig麦科信 Automotive Electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components