SY100S336AJZTR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SY100S336AJZTR

SY100S336AJZTR: DescriptionBinary Counter, 100S Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28; Categorylogic logic; File Size124KB，10 Pages; ManufacturerMicrel ( Microchip ); Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric Compare View All

SY100S336AJZTR Overview

Binary Counter, 100S Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28

SY100S336AJZTR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Micrel ( Microchip )
Parts packaging code	QLCC
package instruction	QCCJ, LDCC28,.5SQ
Contacts	28
Reach Compliance Code	compliant
Other features	CAN BE USED AS 4-BIT BIDIRECTIONAL SHIFT REGISTER
Counting direction	BIDIRECTIONAL
series	100S
JESD-30 code	S-PQCC-J28
JESD-609 code	e3
length	11.48 mm
Load/preset input	YES
Logic integrated circuit type	BINARY COUNTER
Operating mode	SYNCHRONOUS
Humidity sensitivity level	2
Number of digits	4
Number of functions	1
Number of terminals	28
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC28,.5SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260
power supply	-4.5 V
propagation delay (tpd)	1.1 ns
Certification status	Not Qualified
Maximum seat height	4.57 mm
surface mount	YES
technology	ECL
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	11.48 mm
minfmax	700 MHz

Preview

Download Datasheet

View All

Micrel, Inc.

ENHANCED 4-STAGE

COUNTER/SHIFT REGISTER

SY100S336A

FEATURES

Max. shift frequency of 700MHz

Clock to Q delay max. of 1100ps

to TC speed improved by 50%

set-up and hold time reduced by more than 50%

min. of –170mA

Industry standard 100K ECL levels

Internal 75K

Ω

input pull-down resistors

Extended supply voltage option:

= –4.2V to –5.5V

Voltage and temperature compensation for improved

noise immunity

50% faster than Fairchild 300K at lower power

Function and pinout compatible with Fairchild F100K

Available in 24-pin CERPACK and 28-pin PLCC

packages

DESCRIPTION

The SY100S336A is functionally the same as the

SY100S336, but has S

to TC speed and Sn set-up and

hold times significantly improved, allowing for higher clock

frequency when used as a cascaded multi-stage counter.

The SY100S336A functions either as a modulo-16 up/

down counter or as a 4-bit bidirectional shift register and is

designed for use in high-performance ECL systems. Three

Select inputs (Sn) are provided for determining the mode of

operation. The Function Table lists the available modes of

operation. In order to allow cascading for multistage

counters, two Count Enable controls (CEP, CET) are

provided. The CET input also functions as the Serial Data

input (S

) for a shift-up operation, while the D

input serves

as the Serial Data input for the shift-down operation.

When the device is in the counting mode, the Terminal

Count (TC) goes to a logical LOW when the count reaches

15 for count-up or reaches 0 for count-down. When in the

shift mode, the TC output simply repeats the Q

output.

The flexiblity provided by the TC/Q

output and the D

CET input allows these signals to be interconnected from

one stage to the next higher stage for multistage counting

or shift-up operations. The individual Presets (P

) allow

initialization of the counter by entering data in parallel to

preset the counter. A logic HIGH on the Master Reset (MR)

overrides all other inputs and asynchronously clears the

flip-flops. An additional synchronous Clear is provided, as

well as a complement function which synchronously inverts

the contents of the flip-flops. All inputs have 75KΩ pull-

down resistors.

PIN NAMES

CEP

/CET

— S

EES

CCA

– P

— Q

Function

Clock Pulse Input

Count Enable Parallel Input (Active LOW)

Serial Data Input/Count Enable Trickle

Input (Active LOW)

Select Inputs

Master Reset Input

Substrate

CCO

for ECL Outputs

Preset Inputs

Serial Data Input

Terminal Count Output

Data Outputs

Complementary Data Outputs

M9999-032206

hbwhelp@micrel.com or (408) 955-1690

Rev.: H

Amendment: /0

Issue Date: March 2006

SY100S336AJZTR Related Products

	SY100S336AJZTR	SY100S336AJZ
Description	Binary Counter, 100S Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28	Binary Counter, 100S Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, ECL, PQCC28, LEAD FREE, PLASTIC, LCC-28
Is it Rohs certified?	conform to	conform to
Maker	Micrel ( Microchip )	Micrel ( Microchip )
Parts packaging code	QLCC	QLCC
package instruction	QCCJ, LDCC28,.5SQ	QCCJ, LDCC28,.5SQ
Contacts	28	28
Reach Compliance Code	compliant	compliant
Other features	CAN BE USED AS 4-BIT BIDIRECTIONAL SHIFT REGISTER	CAN BE USED AS 4-BIT BIDIRECTIONAL SHIFT REGISTER
Counting direction	BIDIRECTIONAL	BIDIRECTIONAL
series	100S	100S
JESD-30 code	S-PQCC-J28	S-PQCC-J28
JESD-609 code	e3	e3
length	11.48 mm	11.48 mm
Load/preset input	YES	YES
Logic integrated circuit type	BINARY COUNTER	BINARY COUNTER
Operating mode	SYNCHRONOUS	SYNCHRONOUS
Humidity sensitivity level	2	2
Number of digits	4	4
Number of functions	1	1
Number of terminals	28	28
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QCCJ
Encapsulate equivalent code	LDCC28,.5SQ	LDCC28,.5SQ
Package shape	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260	260
power supply	-4.5 V	-4.5 V
propagation delay (tpd)	1.1 ns	1.1 ns
Certification status	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	4.57 mm
surface mount	YES	YES
technology	ECL	ECL
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE
width	11.48 mm	11.48 mm
minfmax	700 MHz	700 MHz

Recommended Resources

Cut-off tube controlled discharge delay circuit

Circuit diagram of low power consumption and high voltage difference regulated power supply designed with UCC3889

Multipurpose power circuit

Low phase shift AGC circuit

Contactless automatic charger

5v regulated power supply circuit with over-cut protection

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components