EEWORLDEEWORLDEEWORLD

Part Number

Search

ST72P361AR9T7XXXTR

Description
8-BIT, MROM, 8MHz, MICROCONTROLLER, PQFP64, 10 X 10 MM, LQFP-64
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size4MB,224 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Download Datasheet Parametric View All

ST72P361AR9T7XXXTR Overview

8-BIT, MROM, 8MHz, MICROCONTROLLER, PQFP64, 10 X 10 MM, LQFP-64

ST72P361AR9T7XXXTR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSTMicroelectronics
Parts packaging codeQFP
package instruction10 X 10 MM, LQFP-64
Contacts64
Reach Compliance Codecompliant
Has ADCYES
Address bus width
bit size8
maximum clock frequency16 MHz
DAC channelNO
DMA channelNO
External data bus width
JESD-30 codeS-PQFP-G64
JESD-609 codee0
length10 mm
Number of I/O lines48
Number of terminals64
On-chip program ROM width8
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)240
Certification statusNot Qualified
RAM (bytes)2048
rom(word)61440
ROM programmabilityFASTROM
Maximum seat height1.6 mm
speed8 MHz
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width10 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
ST72361
8-BIT MCU WITH FLASH OR ROM,
10-BIT ADC, 5 TIMERS, SPI, 2x LINSCI
Memories
– 16K to 60K High Density Flash (HDFlash) or
ROM with read-out protection capability. In-
Application Programming and In-Circuit Pro-
gramming for HDFlash devices
– 1.5 to 2K RAM
– HDFlash endurance: 100 cycles, data reten-
tion 40 years at 85°C
Clock, Reset and Supply Management
– Low power crystal/ceramic resonator oscilla-
tors and bypass for external clock
– PLL for 2x frequency multiplication
– 5 power saving modes: Halt, Auto Wake Up
From Halt, Active Halt, Wait and Slow
Interrupt Management
– Nested interrupt controller
– 14 interrupt vectors plus TRAP and RESET
– TLI top level interrupt (on 64-pin devices)
– Up to 21 external interrupt lines (on 4 vectors)
Up to 48 I/O Ports
– Up to 48 multifunctional bidirectional I/O lines
– Up to 36 alternate function lines
– Up to 6 high sink outputs
5 Timers
– 16-bit timer with 2 input captures, 2 output
compares, external clock input, PWM and
pulse generator modes
– 8-bit timer with 1 or 2 input captures, 1 or 2
output compares, PWM and pulse generator
modes
– 8-bit PWM auto-reload timer with 1 or 2 input
captures, 2 or 4 independent PWM output
channels, output compare and time base in-
terrupt, external clock with event detector
LQFP32
7x7mm
LQFP44
10x10mm
LQFP64
10x10mm
– Main clock controller with real-time base and
clock output
– Window watchdog timer
Up to 3 Communications Interfaces
– SPI synchronous serial interface
– Master/slave LINSCI™ asynchronous serial
interface
– Master-only LINSCI™ asynchronous serial in-
terface
Analog Peripheral (Low Current Coupling)
– 10-bit A/D converter with up to 16 inputs
– Up to 9 robust ports (low current coupling)
Instruction Set
– 8-bit data manipulation
– 63 basic instructions
– 17 main addressing modes
– 8 x 8 unsigned multiply instruction
Development Tools
– Full hardware/software development package
ST72(F)361(AR/J/K)6
Device Summary
Features
Program memory - bytes
RAM (stack) - bytes
Operating Supply
CPU Frequency
Max. Temp. Range
Packages
ST72(F)361(AR/J/K)9
60K
2K (256)
ST72(F)361(AR/J/K)7
48K
32K
2K (256)
1.5K (256)
4.5V to 5.5 V
External Resonator Osc. w/ PLLx2/8 MHz
-40°C to +125°C
LQFP64 10x10mm (AR), LQFP44 10x10mm (J), LQFP32 7x7mm (K)
Rev. 2
September 2006
1/224
1

Recommended Resources

[A design of electronic cat's eye based on STM32F7508-DK] Unboxing post
When I received the call, I was working overtime at my desk in a daze. I was unable to receive it in time, and when I got home, I found that the package was missing. It was such a big box, it would be...
poponianhua DigiKey Technology Zone
2021 ON Semiconductor Avnet RSL10 Bluetooth SoC Development and Design Competition Third Post (Revised Routine) - No pictures, please post again
Among the development boards provided by the organizer, the RSL10-SENSE-DB-GEVK board can also be used to download routines directly:The difference from another similar board is that it has a download...
7905 onsemi and Avnet IoT Innovation Design Competition
China's sad past
In the 1930s, Zhang Xiulun, a student from Hebei, graduated from Jiaozuo Institute of Technology, China's first mining university. As a rare talent majoring in metallurgy, he was hired by a steel mill...
eric_wang Domestic Chip Exchange
FPGA_100 Days Journey_FIFO Design
FPGA_100 Days Journey_FIFO Design...
zxopenljx EE_FPGA Learning Park
How to solve the problem that H file cannot be opened in IAR
The one used is IAR EW8051-EV-750A.Errors often occur during runtime, such as: Fatal Error[Pe005]: could not open source file "hal.h" D:\CC2430 Tester-0.6\PER-Receive\Library\cc2430\HAL\source\wait.c ...
灞波儿奔 DSP and ARM Processors

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号