LM7915-39R1 datasheet, PDF - EEWORLD Datasheet

LM7915-39R1: DescriptionFixed Negative Standard Regulator, 15V, MBCY3, TO-39, 3 PIN; CategoryPower/power management The power supply circuit; File Size100KB，1 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

LM7915-39R1 Overview

Fixed Negative Standard Regulator, 15V, MBCY3, TO-39, 3 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	TT Electronics plc
package instruction	TO-39,
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	O-MBCY-W3
JESD-609 code	e1
Number of functions	1
Number of terminals	3
Working temperatureTJ-Max	150 °C
Working temperature TJ-Min	-55 °C
Maximum output current 1	1.5 A
Maximum output voltage 1	15.6 V
Minimum output voltage 1	14.4 V
Nominal output voltage 1	15 V
Package body material	METAL
encapsulated code	TO-39
Package shape	ROUND
Package form	CYLINDRICAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Regulator type	FIXED NEGATIVE SINGLE OUTPUT STANDARD REGULATOR
surface mount	NO
Terminal surface	TIN SILVER COPPER
Terminal form	WIRE
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

FAQ_How to test Mesh low power nodes: Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...; nmg ST - Low Power RF

How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits: 0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...; led2015 Power technology

FPGA Implementation of Digital Signal Processing.pdf: FPGA Implementation of Digital Signal Processing.pdf...; zxopenljx EE_FPGA Learning Park

Phase-Locked Loop (PLL) Basics: Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...; qwqwqw2088 Analogue and Mixed Signal

Mir MYC-YT507 development board review: review video summary: Mir MYC-YT507 development board review: unboxing, onboard resources introduction and mirroring experienceMir MYC-YT507 development board review: Play NES games with the FamicomMir MYC-YT507 developmen...; qinyunti Domestic Chip Exchange

【GD32450I-EVAL】+ 03 Basic usage of library functions - taking key interrupt as an example: [i=s]This post was last edited by DDZZ669 on 2020-9-18 22:05[/i]The previous article " 【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test " introduced t...; DDZZ669 GD32 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components