EEWORLDEEWORLDEEWORLD

Part Number

Search

531MC855M000DG

Description
LVPECL Output Clock Oscillator, 855MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531MC855M000DG Overview

LVPECL Output Clock Oscillator, 855MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC855M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency855 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Rapidly and accurately evaluate high-speed ultra-large-scale parallel multiplication and addition circuit combinational logic resources
[size=4] In DC synthesis, the CSA unit is often set to don't touch and not optimized. Therefore, when the circuit needs to run at high speed, this part of the logic resources will not change, and the ...
fish001 DSP and ARM Processors
The impact and value of collision avoidance systems in smart cars on society
According to the current development direction of smart car technology, vehicles can eventually achieve automatic driving and automatic control. Moreover, these self-driving vehicles are not operated ...
suruide Automotive Electronics
Share a set of information about RH850/D1L/D1M vehicle instrument chips!
[i=s]This post was last edited by crude_arrangement on 2020-11-9 17:54[/i]New post, I accidentally found this set of information when looking for Renesas development information, but it seems that it ...
粗制乱造 Renesas Electronics MCUs
RISC-V MCU Development (Part 7): Code Debugging
MounRiver Studio (MRS) can work with online debugging downloaders such as GD-Link, WCH-Link, and JLink to support code debugging functions for RISC-V/ARM core MCU projects such as GDVFx series, CH56x,...
Moiiiiilter MCU
Memory card formatting error, is there no way out?
I bought a certain brand of mobile phone memory card from an e-commerce website. After using it for 1 and a half years, it suddenly could not be recognized. After using data recovery software to recov...
sanhuasr Analog electronics
[2022 Digi-Key Innovation Design Competition] has arrived. Unboxing!
[i=s]This post was last edited by nemon on 2022-7-15 10:47[/i]Fortunately, I was selected for the second batch of the "2022 Digi-Key Innovation Design Competition", and then the organizer sent an emai...
nemon DigiKey Technology Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号