EEWORLDEEWORLDEEWORLD

Part Number

Search

530EB844M000DGR

Description
LVPECL Output Clock Oscillator, 844MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EB844M000DGR Overview

LVPECL Output Clock Oscillator, 844MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB844M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency844 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
【GD32E503 Review】08 Comprehensive Review of Digital Photo Album (Part 1)
[i=s]This post was last edited by caizhiwei on 2021-2-15 21:13[/i]Another important feature of image display is that it has a large amount of data. For example, if you draw a 320*240 image with 16-bit...
caizhiwei Domestic Chip Exchange
Machine Learning Interface Reference Design for Embedded Applications
This reference design demonstrates how to use TI Deep Learning (TIDL) on Sitara AM57x system-on-chip (SoC) to introduce deep learning inference in embedded applications. This design demonstrates how t...
Jacktang Microcontroller MCU
STM32F446 NUCLEO 3.5 inch TFT LCD driver
[img]data:image/jpeg;base64,/9j/4AAQSkZJRgABAQAAAQABAAD/+EAAC21HBhcmEAAAAAAAQAAAACZmYAAPKnAAANWAAAE9AAAApaAAAAAAAAAABYWVogAAAAAAAAA9tYAAQAAAADTLW1sdWMAAAAAAAAAAQAAAAxlblVTAAAAIAAAA BwARwBvAG8AZwBsAGUA...
xutong stm32/stm8
Problems with remote upgrade of STM32F103
Friends, we have a system, the schematic diagram is shown below. There are multiple boards in the system, and the MCU of the boards are all STM32F103. The boards are uniformly managed by the system ma...
zhangliyuan stm32/stm8
A PhD student was rejected for a job application with a monthly salary of 5,000 yuan and went to the United States to develop cold nuclear fusion with an annual salary of 800 million yuan
[i=s]This post was last edited by Zhao Yutian on 2022-8-31 15:52[/i]The employment of highly educated professionals has once again sparked heated debate. Four years ago, Dr. Liu Benliang, who graduate...
赵玉田 Talking about work
Common communication protocols in the field of Internet of Things
Modbus RTU: A serial communication bus protocol based on RS485/RS232 developed by Schneider. Modbus TCP: An Ethernet-based communication bus protocol developed by Schneider. CJ/T188-2004: China's urba...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号