C0805HQN101-225DG6E datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> C0805HQN101-225DG6E

C0805HQN101-225DG6E: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 22.73% +Tol, 22.73% -Tol, C0G, 30ppm/Cel TC, 0.0000022uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size534KB，2 Pages; ManufacturerVENKEL LTD; Environmental Compliance

Download Datasheet Parametric View All

C0805HQN101-225DG6E Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 22.73% +Tol, 22.73% -Tol, C0G, 30ppm/Cel TC, 0.0000022uF, Surface Mount, 0805, CHIP, ROHS COMPLIANT

C0805HQN101-225DG6E Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	, 0805
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.0000022 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e4
Manufacturer's serial number	C0805
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	22.73%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TAPE, EMBOSSED
positive tolerance	22.73%
Rated (DC) voltage (URdc)	100 V
size code	0805
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Base Number Matches	1

Preview

Download Datasheet

View All

High - Q NP0 Chip Capacitors

Features

•

Capacitance available from 0.2 pF to 470 pF.

•

Available in 0402, 0603 and 0805 sizes.

•

Nickel Barrier / Tinned Termination.

Characteristics

Typical Series Resonant Frequency

0402

0603

0805

Temperature Coefficient:

Dissipation Factor:

Quality Factor:

Ageing:

Insulation Resistance:

Dielectric Strength:

Test Parameters:

0% ± 30PPM /°C, -55°C to 125°C

.0002 (0.02%) max, 25°C

Q > 5,000 @ 1MHz

None

1,000 GW @ 25°C, 50 mA max

125°C IR is 10% of 25°C, 50 mA max

2.5 x WVDC Min., 25°C, 50 mA max

1MHz ± 50kHz, 1.0 ± 0.2 VRMS, 25°C

Frequency (GHz)

0.1

100

1000

Capacitance (pF)

RF Performance Characteristics

0402, 0603 & 0805 Maximum ESR

0.25

2.7pF

5.6pF

10pF

47pF

100pf

0.20

0402

ESR (ohms)

0.10

0.05

100

300

Frequency (MHz)

500

800 1000

All components in this section are RoHS compliant per the EU directives and definitions.

5900 Shepherd Mountain Cove • Austin, TX 78730

Phone: 512 / 794-0081 • Fax: 512 / 794-0087 • Toll Free: 800 / 950-8365

e-mail: sales@venkel.com • www.venkel.com

Recommended Resources

Incandescent lamp dimming circuit using thyristor part 4a

HI-FI Amplifier with Tone Control 01

Two-bit temperature regulation circuit using complementary transistors

12V regulated power supply circuit using photoelectric coupling as short circuit protection

845ddr computer motherboard circuit diagram_64

Computer motherboard circuit diagram 815 4_64

Process review is becoming increasingly difficult. How can we cut the Gordian knot?: On-site craftsmanship is the backbone of the product manufacturing process of PCBA factories. On-site craftsmen must identify product manufacturing difficulties in advance, prevent and control various...; vayo123 PCB Design

Please tell me, what is the function of this resistor and capacitor in the common-mode amplifier circuit?: Are C_1 and R_3 used for filtering? How to calculate their values?...; littleshrimp Analog electronics

Art on Silicon (2): License Plate on a MIPS R4000 (revision A) processorLicense Plate on a MIPS R4400 ProcessorLicense Plates on MIPS R10000 ProcessorsLicense Plates on a MIPS R12000 Processor...; dcexpert DIY/Open Source Hardware

FAQ_How to test Mesh low power nodes: Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...; nmg ST - Low Power RF

How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits: 0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...; led2015 Power technology

FPGA Implementation of Digital Signal Processing.pdf: FPGA Implementation of Digital Signal Processing.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components