EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

AD5432

Description
SERIAL INPUT LOADING, 0.09 us SETTLING TIME, 8-BIT DAC, PDSO10
Categorysemiconductor    logic   
File Size910KB,24 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Download user manual Parametric Compare View All

AD5432 Overview

SERIAL INPUT LOADING, 0.09 us SETTLING TIME, 8-BIT DAC, PDSO10

AD5432 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals10
Maximum operating temperature125 Cel
Minimum operating temperature-40 Cel
Maximum linear error0.0977 %
Processing package description3 X 5 MM, MSOP-10
stateEOL/LIFEBUY
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
surface mountYes
Terminal formGULL WING
Terminal spacing0.5000 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelAUTOMOTIVE
Input formatSERIAL
Type of converter8-BIT DAC
Input bit encodingBINARY
Rated settling time0.0900 us
Maximum analog output voltage5 V
Minimum analog output voltage0.4000 V

AD5432 Related Products

AD5432 AD5432BRM EVAL-AD5426EB EVAL-AD5443EB EVAL-AD5432EB EVAL-AD5443EBZ EVAL-AD5443-DBRDZ
Description SERIAL INPUT LOADING, 0.09 us SETTLING TIME, 8-BIT DAC, PDSO10 SERIAL INPUT LOADING, 0.035 us SETTLING TIME, 10-BIT DAC, PDSO10 SERIAL INPUT LOADING, 0.09 us SETTLING TIME, 8-BIT DAC, PDSO10 SERIAL INPUT LOADING, 0.09 us SETTLING TIME, 8-BIT DAC, PDSO10 SERIAL INPUT LOADING, 0.09 us SETTLING TIME, 8-BIT DAC, PDSO10 EVAL BOARD FOR AD5443 EVAL BOARD FOR AD5443
Number of functions 1 1 1 1 1 - -
Number of terminals 10 10 10 10 10 - -
Maximum operating temperature 125 Cel 105 Cel 125 Cel 125 Cel 125 Cel - -
Minimum operating temperature -40 Cel -40 Cel -40 Cel -40 Cel -40 Cel - -
Maximum linear error 0.0977 % 0.0977 % 0.0977 % 0.0977 % 0.0977 % - -
Processing package description 3 X 5 MM, MSOP-10 3 X 5 MM, MICRO, SOIC-10 3 X 5 MM, MSOP-10 3 X 5 MM, MSOP-10 3 X 5 MM, MSOP-10 - -
state EOL/LIFEBUY DISCONTINUED EOL/LIFEBUY EOL/LIFEBUY EOL/LIFEBUY - -
Craftsmanship CMOS CMOS CMOS CMOS CMOS - -
packaging shape SQUARE SQUARE SQUARE SQUARE SQUARE - -
Package Size SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH - -
surface mount Yes Yes Yes Yes Yes - -
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING - -
Terminal spacing 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm 0.5000 mm - -
terminal coating TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD - -
Terminal location DUAL DUAL DUAL DUAL DUAL - -
Packaging Materials PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - -
Temperature level AUTOMOTIVE INDUSTRIAL AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE - -
Input format SERIAL SERIAL SERIAL SERIAL SERIAL - -
Type of converter 8-BIT DAC 10-BIT DAC 8-BIT DAC 8-BIT DAC 8-BIT DAC - -
Input bit encoding BINARY BINARY BINARY BINARY BINARY - -
Rated settling time 0.0900 us 0.0350 us 0.0900 us 0.0900 us 0.0900 us - -
Maximum analog output voltage 5 V - 5 V 5 V 5 V - -
Minimum analog output voltage 0.4000 V - 0.4000 V 0.4000 V 0.4000 V - -
MSP430 Flash information area
430 microcontrollers generally have an internal information area to save some data that requires EEPROM to save.I didn't receive any relevant information in the forum, so I borrowed the information on...
fish001 Microcontroller MCU
EEWORLD University ----TI.com video series How do I
TI.com video series How do I : https://training.eeworld.com.cn/course/4649...
hi5 Talking
How to choose a wireless router to maximize the transmission rate of WIFI
Here's how to choose a router that's right for your home.  Before buying, take a look at the basic parameters marked on the general router and analyze them. Other routers can also be analyzed in this ...
灞波儿奔 Wireless Connectivity
TD-SCDMA test encounters setback
TD-SCDMA test encounters setback   During the TD-SCDMA field test, many problems did occur, such as a very high call drop rate and rumors that there might be some physical instability during co-freque...
ehk RF/Wirelessly
Design of interpolation filter based on FPGA
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...
njiggih FPGA/CPLD
Fundamentals of Digital Electronics (Fifth Edition)
The main contents of "Fundamentals of Digital Electronic Technology (Fifth Edition)" include: number system and code system, basic logic algebra, gate circuits, combinational logic circuits, triggers,...
arui1999 Download Centre

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号