64-02325-55-03001 datasheet, PDF

64-02325-55-03001: DescriptionCable Assembly; CategoryThe connector Connector bracket; File Size566KB，1 Pages; ManufacturerGould Fiber Optics

Download Datasheet Parametric View All

64-02325-55-03001 Overview

Cable Assembly

Parameter Name	Attribute value
Reach Compliance Code	unknown
application	TELECOM; INSTRUMENTATION; MEDICAL
Certification	UL
ConnectorSide1	LC/UPC
ConnectorSide2	LC/UPC
Connector bracket type	CABLE ASSEMBLY
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
shield	NO
Base Number Matches	1

Initial hardware design, need some information about OMAPL138: Hello everyone, I am a student, and I want to design a board with OMAPL138 as the core. But the information I have is quite mixed, and there is little useful information, so I want to ask if you have ...; 流誓星空 TI Technology Forum

Live Q&A Highlights: Xilinx and Avnet focus on embedded vision applications to support artificial intelligence and assisted driving!: Live event details: https://www.eeworld.com.cn/huodong/Avnet_Xilinx_Webinar_20180510/ Click to view Live date: May 10, 2018, 10:00-11:30 a.m. Live schedule: 1. Xilinx FPGA technology solutions for ADA...; EEWORLD社区 FPGA/CPLD

[ESP32-S2-Kaluga-1 Review] 6. Packing up, the end of the LGVL lighting interface: To reply to the previous post, why the built-in symbol icon cannot be used, just select one of these four in menuconfig, the only difference is the size of the icon. In this way, you can select the WI...; RCSN Domestic Chip Exchange

Can this diagram be used in this way?: Because the IO of the microcontroller is 5V, and the sensor signal is 24V, I hope that the sensor can cut off the signal of the optocoupler while the IO controls the optocoupler. Because the IO of the...; sky999 PCB Design

About downloading programs using emulator: Question: When downloading the program using JT-LINK's SW method, what are the requirements for the high and low levels of the BOOT0 and BOOT1 pins?...; 深圳小花 MCU

Calling the Viterbi kernel: I'm working on the Viterbi decoder recently. I don't know if anyone has the manual for the viterbi core. When I call it, I get a lot of errors like Error (204009): Can't generate netlist output files ...; 'Friday Altera SoC

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ