530EA357M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EA357M000DG

530EA357M000DG: DescriptionLVPECL Output Clock Oscillator, 357MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA357M000DG Overview

LVPECL Output Clock Oscillator, 357MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA357M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	357 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase electricity meter wiring circuit diagram

Liaohe brand BD-152 refrigerator circuit

Film loop speed control circuit

50w DC voltage converter using SIPMOS power transistors and integrated circuits

T flip-flop and JK flip-flop

Computer motherboard circuit diagram 440GX_32

GD32E231 Learning 4: External Interrupt EXTI: [align=left]Each GPIO of E321 can be configured as an external interrupt, which is divided into three groups: EXTI0_1_IRQn, EXTI2_3_IRQn, and EXTI4_15_IRQn. Three interrupt functions are used to proce...; wudianjun2001 GD32 MCU

The smallest Bluetooth module in the industry? Now available: [i=s]This post was last edited by xujinxi on 2021-4-17 00:08[/i]After two days of long waiting, ON semi's Bluetooth development board and sensor board finally arrived. I unboxed the board with great a...; xujinxi onsemi and Avnet IoT Innovation Design Competition

Questions about I2C communication: 9STM32F030 (USART_TX/RX) + D2101 (TX/RX-I2C) + TCA9545A (I2C expansion) + three SI7501 Can such hardware design be implemented in software? Please advise....; well_kim stm32/stm8

Bullshit, playing with a 4.2-inch e-ink screen price tag: I saw a good second-hand 4.2-inch Hanshuo electronic price tag on a certain fish website. Before buying it, I thought it would be a good idea to make an electronic wall clock. But after tinkering with...; littleshrimp Integrated technical exchanges

ZigBee (CC2530, ZSTACK) transparent transmission example: Using ZSTACK for transparent transmission is very simple. The ZSTACK protocol stack has encapsulated functions for easy calling. In　　this example, transparent transmission means that CC2530 receives d...; 灞波儿奔 RF/Wirelessly

Unboxing - ESP32-S2-KALUGA-1: [i=s]This post was last edited by Tas_Lan on 2022-7-16 14:33[/i]The relevant materials for the competition have been received as shown in the figure:ESP32-S2-KALUGA-1 mainboard and buzzerTouchpad and ...; Tas_Lan DigiKey Technology Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components