TL080MJG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> TL080MJG

TL080MJG: DescriptionOP-AMP, 9000uV OFFSET-MAX, 3MHz BAND WIDTH, CDIP8, 0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8; CategoryAnalog mixed-signal IC Amplifier circuit; File Size260KB，13 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

TL080MJG Overview

OP-AMP, 9000uV OFFSET-MAX, 3MHz BAND WIDTH, CDIP8, 0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8

TL080MJG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8
Contacts	8
Reach Compliance Code	not_compliant
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.0002 µA
Maximum bias current (IIB) at 25C	0.0002 µA
Nominal Common Mode Rejection Ratio	86 dB
frequency compensation	NO
Maximum input offset voltage	9000 µV
JESD-30 code	R-GDIP-T8
length	9.6 mm
low-bias	YES
low-dissonance	NO
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	1
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	+-15 V
Certification status	Not Qualified
Maximum seat height	5.08 mm
minimum slew rate	5 V/us
Nominal slew rate	13 V/us
Maximum slew rate	2.8 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	15 V
surface mount	NO
technology	BIPOLAR
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	3000 kHz
Minimum voltage gain	15000
width	7.62 mm
Base Number Matches	1

TL080MJG Related Products

	TL080MJG	TL080CDR	TL080IDR	TL080CJG	TL080ACDR
Description	OP-AMP, 9000uV OFFSET-MAX, 3MHz BAND WIDTH, CDIP8, 0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8	OP-AMP, 20000uV OFFSET-MAX, 3MHz BAND WIDTH, PDSO8, SO-8	OP-AMP, 9000uV OFFSET-MAX, 3MHz BAND WIDTH, PDSO8, SO-8	OP-AMP, 20000uV OFFSET-MAX, 3MHz BAND WIDTH, CDIP8, 0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8	OP-AMP, 7500uV OFFSET-MAX, 3MHz BAND WIDTH, PDSO8, SO-8
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	SOIC	SOIC	DIP	SOIC
package instruction	0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8	SO-8	SO-8	0.300 INCH, HERMETIC SEALED, CERAMIC, DIP-8	SOP, SOP8,.25
Contacts	8	8	8	8	8
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.0002 µA	0.01 µA	0.02 µA	0.01 µA	0.007 µA
Maximum bias current (IIB) at 25C	0.0002 µA	0.0004 µA	0.0002 µA	0.0004 µA	0.0002 µA
Nominal Common Mode Rejection Ratio	86 dB	86 dB	86 dB	86 dB	86 dB
frequency compensation	NO	NO	NO	NO	NO
Maximum input offset voltage	9000 µV	20000 µV	9000 µV	20000 µV	7500 µV
JESD-30 code	R-GDIP-T8	R-PDSO-G8	R-PDSO-G8	R-GDIP-T8	R-PDSO-G8
length	9.6 mm	4.9 mm	4.9 mm	9.6 mm	4.9 mm
low-bias	YES	YES	YES	YES	YES
low-dissonance	NO	NO	NO	NO	NO
Nominal Negative Supply Voltage (Vsup)	-15 V	-15 V	-15 V	-15 V	-15 V
Number of functions	1	1	1	1	1
Number of terminals	8	8	8	8	8
Maximum operating temperature	125 °C	70 °C	85 °C	70 °C	70 °C
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	DIP	SOP	SOP	DIP	SOP
Encapsulate equivalent code	DIP8,.3	SOP8,.25	SOP8,.25	DIP8,.3	SOP8,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE	IN-LINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	+-15 V	+-15 V	+-15 V	+-15 V	+-15 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	1.75 mm	1.75 mm	5.08 mm	1.75 mm
minimum slew rate	5 V/us	8 V/us	8 V/us	8 V/us	8 V/us
Nominal slew rate	13 V/us	13 V/us	13 V/us	13 V/us	13 V/us
Maximum slew rate	2.8 mA	2.8 mA	2.8 mA	2.8 mA	2.8 mA
Supply voltage upper limit	18 V	18 V	18 V	18 V	18 V
Nominal supply voltage (Vsup)	15 V	15 V	15 V	15 V	15 V
surface mount	NO	YES	YES	NO	YES
technology	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR	BIPOLAR
Temperature level	MILITARY	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	GULL WING	GULL WING	THROUGH-HOLE	GULL WING
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	3000 kHz	3000 kHz	3000 kHz	3000 kHz	3000 kHz
Minimum voltage gain	15000	15000	25000	15000	25000
width	7.62 mm	3.9 mm	3.9 mm	7.62 mm	3.9 mm
Base Number Matches	1	1	1	1	-
method of packing	-	TAPE AND REEL	TAPE AND REEL	-	TAPE AND REEL

Recommended Resources

Single tube 0TL power amplifier circuit diagram

Up and down slope control circuit diagram

Simple circuit 5W power amplifier circuit

Trickle supply method circuit diagram

Typical application circuit diagram of AH800a

STK4181-2 power amplifier circuit

Partial Discharge in Switching Power Supplies: Author: Wu Tangshun and Shi Sanbao, Application Engineer, Industrial Semiconductor, Infineon Technologies1. Partial discharge phenomenonThe partial discharge (PD) phenomenon usually refers to the disc...; okhxyyo Power technology

How does GaN meet the challenges brought by 5G?: The electronics industry is heading towards the end of 4G and the beginning of 5G. There is still a lot of room for improvement in the development of the latter, but it is certain that the new generat...; Jacktang RF/Wirelessly

PCB: How to consider the PCB layout process...; 忠自兵 PCB Design

(Help) [New version of Zhongke Bluexun AB32VG1 RISC-V development board] - 6: "COM is closed": [i=s]This post was last edited by MianQi on 2021-9-14 11:13[/i]During the test, the "COM is closed" condition was encountered, and the communication port on the board was not lit. Check the communicat...; MianQi Domestic Chip Exchange

embOS-Ultra: High-resolution system: RTOS system beat Traditional RTOS uses a hardware timer to generate periodic beat interrupts as the system time base. In most applications, the system beat period is in milliseconds, and the resolutio...; MamoYU Real-time operating system RTOS

Data flow modeling: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components