EEWORLDEEWORLDEEWORLD

Part Number

Search

ALO40M48N-S

Description
1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE
CategoryPower/power management    The power supply circuit   
File Size1MB,4 Pages
ManufacturerVertiv
Related ProductsFound1parts with similar functions to ALO40M48N-S
Download Datasheet Parametric View All

ALO40M48N-S Online Shopping

Suppliers Part Number Price MOQ In stock  
ALO40M48N-S - - View Buy Now

ALO40M48N-S Overview

1-OUTPUT 120 W DC-DC REG PWR SUPPLY MODULE

ALO40M48N-S Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerVertiv
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage75 V
Minimum input voltage36 V
Nominal input voltage48 V
JESD-30 codeR-XDMA-X8
Number of functions1
Output times1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output voltage1.65 V
Minimum output voltage1.35 V
Nominal output voltage1.5 V
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelINDUSTRIAL
Terminal formUNSPECIFIED
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum total power output120 W
Fine-tuning/adjustable outputYES
Embedded Power for
Business-Critical Continuity
AEO/ALO Series
66/120 Watts
Total Power:
Up to 120 Watts
Input Voltage:
48V
# of Outputs:
Single
Rev. 09.30.08_100
AEO/ALO Series
1 of 4
Electrical Specifications
Special Features
Input
Input range:
Input surge:
Input UVLO:
Efficiency
2
:
36 - 75VDC
100V / 100ms
33-36 V (UVLO ON)
31-31 V (UVLO OFF)
93% @ 5V (typical)
<0.1% v
o
(typical)
Up to 25A for Vo < 1.8V
20mV
PK-PK
(typical for Vo < 2.5V)
2% typical deviation (50% to 75% Step Load)
<100us settling time (typ)
130% V
o
typ (autorecovery)
130% I
o,max
typ (autorecovery)
• 2.3” x 0.9” Industry Standard
8th brick outline
• Baseplate or Openframe
construction
• Low Ripple and Noise
• Regulation to zero load
• High Capacitive load start-up
• Fixed Frequency Switching
for EMI predictability
• Industry Standard features:
Input UVLO with
hysteresis, Enable, OVP, OCP,
OTP, Output, VoltageTrim,
Differential Remote Sense
• Meets Basic Insulation
• EU Directive 2002/95/EC
compliant for RoHS
Output
Line / Load Regulation:
Load Current:
Noise / Ripple
1
:
Transient Response:
Over Voltage Protection:
Over Current Protection:
Over Temperature Protection: 115°C average PCB temperature (autorecovery)
Switching Frequency:
Fixed Frequency
Isolation Voltage:
1500Vdc
Control
Output Voltage Trim:
Enable:
±10% V
O,NOM
TTL compatible (Positive or Negative logic)
Safety
UL, cUL
60950-1 Recognized
TUV
EN60950-1 Licensed

ALO40M48N-S Similar Products

Part Number Manufacturer Description
ALO40M48N-S Artysen Embedded Technologies DC-DC Regulated Power Supply Module, 1 Output, 120W, Hybrid, ROHS COMPLIANT PACKAGE-8
【Qinheng Trial】8. FlashROM
[i=s]This post was last edited by lising on 2019-7-16 17:28[/i]In this experiment, the specified data is written to the specified address of the Data Flash inside CH549, and the data is sent to the P2...
lising Domestic Chip Exchange
The Agilent oscilloscope cannot be started and keeps stopping at the self-test position. What should I do?
The Agilent oscilloscope cannot be started and keeps stopping at the self-test position. What should I do?...
0574119 Test/Measurement
Intel-FPGA on-chip memory design issues
Intel-FPGA on-chip memory design issues...
郝旭帅 FPGA/CPLD
DSP digital anti-noise module for airborne communication equipment
The third generation of anti-noise products in China currently use dynamic noise reduction (DNR) technology. DNR technology dynamically adjusts the output voice switch through the changing voice peak ...
fish001 DSP and ARM Processors
ESP32-C3 development board for 9.9 yuan with free shipping
I bought an ESP32-C3 development board for 9.9 yuan a few days ago, with free shipping, and planned to try running micropython on it. It is very small and well made....
dcexpert maychang Fun Electronics
Design method of high-speed graphics frame storage using DSP+FPGA architecture
Frame memory is the data channel between the graphics processor and the display device. All the graphic data to be displayed is first stored in the frame memory and then sent out for display. Therefor...
fish001 DSP and ARM Processors

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号