74AC14 • 74ACT14 Hex Inverter with Schmitt Trigger Input
November 1988
Revised September 2005
74AC14 • 74ACT14
Hex Inverter with Schmitt Trigger Input
General Description
The 74AC14 and 74ACT14 contain six inverter gates each with
a Schmitt trigger input. They are capable of transforming slowly
changing input signals into sharply defined, jitter-free output sig-
nals. In addition, they have a greater noise margin than conven-
tional inverters.
The 74AC14 and 74ACT14 have hysteresis between the posi-
tive-going and negative-going input thresholds (typically 1.0V)
which is determined internally by transistor ratios and is essen-
tially insensitive to temperature and supply voltage variations.
Features
O
I
CC
reduced by 50%
O
Outputs source/sink 24 mA
O
74ACT14 has TTL-compatible inputs
Ordering Code:
Order Number
74AC14SC
74AC14SCX_NL
(Note 1)
74AC14SJ
74AC14MTC
74AC14MTCX_NL
(Note 1)
74AC14PC
74ACT14SC
74ACT14MTC
74ACT14MTCX_NL
(Note 1)
74ACT14PC
Package
Number
M14A
M14A
M14D
MTC14
MTC14
N14A
M14A
MTC14
MTC14
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1:
“_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
FACT
¥
is a trademark of Fairchild Semiconductor Corporation.
© 2005 Fairchild Semiconductor Corporation
DS009917
www.fairchildsemi.com
74AC14 • 74ACT14
Absolute Maximum Ratings
(Note 2)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
V
I
0.5V to
7.0V
20 mA
20 mA
0.5V to V
CC
0.5V
20 mA
20 mA
0.5V to V
CC
0.5V
r
50 mA
r
50 mA
65
q
C to
150
q
C
140
q
C
Recommended Operating
Conditions
Supply Voltage (V
CC
)
AC
ACT
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
2.0V to 6.0V
4.5V to 5.5V
0V to V
CC
0V to V
CC
0.5V
V
CC
0.5V
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
V
O
0.5V
V
CC
0.5V
40
q
C to
85
q
C
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
PDIP
Note 2:
Absolute maximum ratings are those values beyond which damage to the
device may occur. The databook specifications should be met, without exception, to
ensure that the system design is reliable over its power supply, temperature, and out-
put/input loading variables. Fairchild does not recommend operation of FACT
¥
cir-
cuits outside databook specifications.
DC Electrical Characteristics for AC
Symbol
V
OH
Parameter
Minimum HIGH Level
Output Voltage
V
CC
(V)
3.0
4.5
5.5
3.0
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
3.0
4.5
5.5
3.0
4.5
5.5
I
IN
(Note )
V
t
Maximum Input Leakage Current
Maximum Positive
Threshold
V
t
Minimum Negative
Threshold
V
H(MAX)
Maximum Hysteresis
5.5
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
V
H(MIN)
Minimum Hysteresis
3.0
4.5
5.5
I
OLD
I
OHD
I
CC
(Note )
Minimum Dynamic
Output Current (Note )
Maximum Quiescent
Supply Current
5.5
5.5
5.5
2.0
0.002
0.001
0.001
T
A
Typ
2.99
4.49
5.49
4.4
5.4
2.56
3.86
4.86
0.1
0.1
0.1
0.36
0.36
0.36
25
q
C
2.9
T
A
40
q
C to
85
q
C
2.9
4.4
5.4
2.46
3.76
4.76
0.1
0.1
0.1
0.44
0.44
0.44
Guaranteed Limits
Units
I
OUT
V
I
OH
V
I
OH
I
OH
I
OUT
V
I
OL
V
I
OL
V
I
T
A
V
T
A
V
T
A
V
T
A
V
mA
mA
V
OLD
V
OHD
V
IN
or GND
12
12
24 mA
Conditions
50
P
A45
24 mA (Note )
50
P
A
I
OL
24 mA
24 mA (Note )
V
CC
, GND
Worst Case
r
0.1
2.2
3.2
3.9
0.5
0.9
1.1
1.2
1.4
1.6
0.3
0.4
0.5
r
1.0
2.2
3.2
3.9
0.5
0.9
1.1
1.2
1.4
1.6
0.3
0.4
0.5
75
P
A
Worst Case
Worst Case
Worst Case
1.65V Max
3.85V Min
V
CC
75
20.0
P
A
Note 3:
All outputs loaded; thresholds on input associated with output under test.
Note 4:
Maximum test duration 2.0 ms, one output loaded at a time.
Note 5:
I
IN
and I
CC
@ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V
CC
.
3
www.fairchildsemi.com
74AC14 • 74ACT14
AC Electrical Characteristics for AC
V
CC
Symbol
Parameter
(V)
(Note )
t
PLH
t
PHL
Propagation Delay
Propagation Delay
3.3
5.0
3.3
5.0
Note 6:
Voltage Range 3.3 is 3.3V
r
0.3V
Voltage Range 5.0 is 5.0V
r
0.5V
Min
1.5
1.5
1.5
1.5
T
A
C
L
25
q
C
50 pF
Typ
9.5
7.0
7.5
6.0
Max
13.5
10.0
11.5
8.5
T
A
40
q
C to
85
q
C
C
L
50 pF
Max
15.0
11.0
13.0
9.5
ns
ns
Units
Min
1.5
1.5
1.5
1.5
DC Electrical Characteristics for ACT
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum HIGH Level
Input Voltage
Maximum LOW Level
Input Voltage
Minimum HIGH Level
Output Voltage
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
4.5
5.5
4.5
5.5
I
IN
V
H(MAX)
V
H(MIN)
V
t
V
t
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input Leakage Current
Maximum Hysteresis
Minimum Hysteresis
Maximum Positive
Threshold
Minimum Negative
Threshold
Maximum I
CC
/Input
Minimum Dynamic
Output Current (Note 8)
Maximum Quiescent
Supply Current
Note 7:
All outputs loaded; thresholds on input associated with output under test.
Note 8:
Maximum test duration 2.0 ms, one output loaded at a time.
5.5
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
5.5
5.5
5.5
5.5
2.0
0.6
0.001
0.001
T
A
Typ
1.5
1.5
1.5
1.5
4.49
5.49
2.0
0.8
0.8
434
5.4
3.86
4.86
0.1
0.1
0.36
0.36
25
q
C
2.0
T
A
40
q
C to
85
q
C
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
Guaranteed Limits
Units
V
V
V
V
OUT
V
OUT
I
OUT
V
IN
V
I
OH
I
OH
V
I
OUT
V
IN
V
I
OL
I
OL
V
I
T
A
T
A
T
A
T
A
V
I
Conditions
0.1V
0.1V
or V
CC
0.1V
or V
CC
0.1V
50
P
A
V
IL
or V
IH
24 mA
24 mA (Note 7)
50
P
A
V
IL
or V
IH
24 mA
24 mA (Note 7)
V
CC
, GND
Worst Case
Worst Case
Worst Case
Worst Case
V
CC
2.1V
1.65V Max
3.85V Min
V
CC
r
0.1
1.4
1.6
0.4
0.5
2.0
2.0
0.8
0.8
r
1.0
1.4
1.6
0.4
0.5
2.0
2.0
0.8
0.8
1.5
75
P
A
V
V
V
V
mA
mA
mA
75
20.0
V
OLD
V
OHD
V
IN
or GND
P
A
www.fairchildsemi.com
4
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
