EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC86PW-Q100

Description
HC/UH SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14
Categorylogic    logic   
File Size112KB,14 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HC86PW-Q100 Overview

HC/UH SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14

74HC86PW-Q100 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeTSSOP
package instruction4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14
Contacts14
Reach Compliance Codeunknown
seriesHC/UH
JESD-30 codeR-PDSO-G14
length5 mm
Logic integrated circuit typeXOR GATE
Humidity sensitivity level1
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)180 ns
Filter levelAEC-Q100
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width4.4 mm
74HC86-Q100; 74HCT86-Q100
Quad 2-input EXCLUSIVE-OR gate
Rev. 1 — 1 August 2012
Product data sheet
1. General description
The 74HC86-Q100; 74HCT86-Q100 are high-speed Si-gate CMOS devices that comply
with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL
(LSTTL).
The 74HC86-Q100; 74HCT86-Q100 provides a 2-input EXCLUSIVE-OR function.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Input levels:
For 74HC86-Q100: CMOS level
For 74HCT86-Q100: TTL level
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74HC86D-Q100
74HCT86D-Q100
74HC86PW-Q100
74HCT86PW-Q100
40 C
to +125
C
TSSOP14
40 C
to +125
C
Name
SO14
Description
plastic small outline package; 14 leads; body width
3.9 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT402-1
Type number

74HC86PW-Q100 Related Products

74HC86PW-Q100 74HCT86D-Q100 74HCT86PW-Q100 74HC86D-Q100
Description HC/UH SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 HCT SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14 HCT SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 HC/UH SERIES, QUAD 2-INPUT XOR GATE, PDSO14, 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
Is it Rohs certified? conform to conform to conform to conform to
Maker NXP NXP NXP NXP
Parts packaging code TSSOP SOIC TSSOP SOIC
package instruction 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14 4.40 MM, PLASTIC, MO-153, SOT402-1, TSSOP-14 3.90 MM, PLASTIC, MS-012, SOT108-1, SOP-14
Contacts 14 14 14 14
Reach Compliance Code unknown unknown unknown unknow
series HC/UH HCT HCT HC/UH
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
length 5 mm 8.65 mm 5 mm 8.65 mm
Logic integrated circuit type XOR GATE XOR GATE XOR GATE XOR GATE
Humidity sensitivity level 1 1 1 1
Number of functions 4 4 4 4
Number of entries 2 2 2 2
Number of terminals 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP SOP TSSOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260 260
propagation delay (tpd) 180 ns 48 ns 48 ns 180 ns
Filter level AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100
Maximum seat height 1.1 mm 1.75 mm 1.1 mm 1.75 mm
Maximum supply voltage (Vsup) 6 V 5.5 V 5.5 V 6 V
Minimum supply voltage (Vsup) 2 V 4.5 V 4.5 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 1.27 mm 0.65 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30
width 4.4 mm 3.9 mm 4.4 mm 3.9 mm
Detailed explanation of Zigbee networking principle
Building a complete Zigbee mesh network includes two steps: network initialization and node joining the network. Node joining the network includes two steps: joining the network by connecting to the c...
灞波儿奔 Wireless Connectivity
Yatli AT-START-F403A Review Summary
Event details: https://en.eeworld.com/bbs/elecplay/content/141AT-START-F403AAT-START-F403A helps you explore the high performance features of the AT32F403A ARM Cortex-M4F 32-bit processor with FPU cor...
okhxyyo Domestic Chip Exchange
National Undergraduate Electronic Design Competition Commonly Used Modules and Related Devices Data Album
[i=s]This post was last edited by Rambo on 2019-7-16 09:49[/i]A collection of commonly used modules and related device data for the National Undergraduate Electronic Design Competition. 114 high-quali...
兰博 Electronics Design Contest
TOP223 chip
Looking for drawing software suitable for TOP223 chip...
生气的青柠 Analog electronics
Effects of Improper Use of Derived Clocks on Logic Timing
After the project code is compiled, the following information is printed: Info: Clock "CLK48M" has Internalfmax of 67.47 MHz between source register "GLUE_LGC:glue|MCLK" and destination register "img_...
Jacktang DSP and ARM Processors
Consulting on segment LCD issues
That is, the address of SEG0 and SEG1 is 00H. If I want to light up all segments of 5, but the upper four bits of 5 are at address 04H, and the lower four bits are at address 05H. It is inconvenient t...
一百年后的自己 51mcu

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号