54242-412241050LF datasheet, PDF

Datasheet> All Categories > The connector> The connector> 54242-412241050LF

54242-412241050LF: DescriptionBoard Stacking Connector, 24 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54242-412241050LF Overview

Board Stacking Connector, 24 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-412241050LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.169 inch
subject depth	0.413 inch
body length	2.4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	MATTE TIN (79) OVER NICKEL (50)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	54242
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	24
UL Flammability Code	94V-0
Base Number Matches	1

Preview

Download Datasheet

View All

PDM: Rev:G

STATUS:

Released

Printed: Jun 13, 2008

Recommended Resources

Multi-pole leakage protector circuit a

Time relay controls auto-coupling step-down starting circuit

Acupoint detector circuit

Automatic battery charger circuit

AM receiver AGC circuit

Resistor-capacitor phase shift temperature control circuit

[nRF52840 DK Review] +52840 NFC (Part 2): Burn the project in the nRF5_SDK_15.2.0_9412b96\examplesfcecord_text folder to 52840 and read it through NXP's pn532:The data of the NFC block is shown in the red line: Hello World![code]static ret_co...; lehuijie RF/Wirelessly

What domestic chips are needed to DIY a fast-charging chromium iron or an electric chromium iron that works as a laptop power supply?: I usually use the soldering station below to solder things. Sometimes, if I need to work outside, it is not convenient to carry such a large thing, so I will bring a 220V soldering iron. Some of the s...; littleshrimp Domestic Chip Exchange

Bluetooth module communicates with mobile phone: I have done an experiment on Zigbee communication, which requires communication between the Bluetooth module and the mobile phone Bluetooth module to receive RSSI. For a long time, the problem of garb...; Aguilera RF/Wirelessly

The compilation of the program sent by serial communication always fails: module UARTMYSELF (input CLOCK,RESET,output TXD,input iCall,output oDone,input [7:0]iData );parameter B115K2=9'd434;reg[3:0]i;reg[8:0]C1;reg[10:0]D1;reg rTXD;reg isDone;always@(posedge CLOCK or negedg...; 星星brisk FPGA/CPLD

Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers?: RTRT Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers? Now I find that some designs only have clearance below the layer where the crystal osci...; se7ens Analog electronics

Lecture 2 Introduction to SOPC development process and development platform.pdf: Lecture 2 Introduction to SOPC development process and development platform.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components