EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SZ3GA7.5SMTX

Description
Zener Diode, 7.5V V(Z), 10%, 4W, Silicon, Unidirectional, HERMETIC SEALED, GLASS, SM, 2 PIN
CategoryDiscrete semiconductor    diode   
File Size152KB,2 Pages
ManufacturerSSDI
Websitehttp://www.ssdi-power.com/
Download Datasheet Parametric View All

SZ3GA7.5SMTX Overview

Zener Diode, 7.5V V(Z), 10%, 4W, Silicon, Unidirectional, HERMETIC SEALED, GLASS, SM, 2 PIN

SZ3GA7.5SMTX Parametric

Parameter NameAttribute value
MakerSSDI
package instructionO-LELF-R2
Contacts2
Reach Compliance Codecompliant
ECCN codeEAR99
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
Maximum dynamic impedance2 Ω
JESD-30 codeO-LELF-R2
Number of components1
Number of terminals2
Maximum operating temperature175 °C
Minimum operating temperature-65 °C
Package body materialGLASS
Package shapeROUND
Package formLONG FORM
polarityUNIDIRECTIONAL
Maximum power dissipation4 W
Certification statusNot Qualified
GuidelineMIL-19500
Nominal reference voltage7.5 V
Maximum reverse current50 µA
Reverse test voltage3 V
surface mountYES
technologyZENER
Terminal formWRAP AROUND
Terminal locationEND
Voltage temperatureCoeff-Max5.25 mV/°C
Maximum voltage tolerance10%
Working test current100 mA
Base Number Matches1
Reduce the allegro brd layout file version from 17.2 to 16.6
[i=s] This post was last edited by yepeda on 2019-5-5 17:26 [/i] [color=#000][backcolor=rgb(252, 252, 252)][font="]Due to the strict restrictions on cadence versions, once upgraded to a higher version...
yepeda PCB Design
PhD thesis - Pattern tracking rules based on integral variable structures
Based on the law of pattern tracking of integral variable structure...
lorant FPGA/CPLD
UWB Market Outlook
In his latest report, "Ultra Wideband Market Analysis 2021", Giorgio Zanella, a market analyst at Techno Systems Research, said that the current UWB (ultra wideband) market we often discuss consists o...
兰博 RF/Wirelessly
FPGA Design Rules
...
至芯科技FPGA大牛 FPGA/CPLD
Can single-threaded applications develop asynchronous tasks? How does the ACE JS framework do it?
HarmonyOS 2 provides two application development languages: Java and JS. Java threading allows multiple tasks to run in parallel and fully utilize hardware resources to develop high-performance applic...
world开发 Creative Market
Protel/AD design software removes text
In some PCB designs, the silk screen characters do not need to be printed on the circuit board. For this design requirement, the following two solutions can be used to solve it:1. Provide the gerber f...
szjlcw PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号