DJLXT972MLC.A4SE000 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> DJLXT972MLC.A4SE000

DJLXT972MLC.A4SE000: DescriptionEthernet Transceiver, PQFP48, LQFP-48; CategoryWireless rf/communication Telecom circuit; File Size1MB，94 Pages; ManufacturerInphi Corporation

Download Datasheet Parametric View All

DJLXT972MLC.A4SE000 Overview

Ethernet Transceiver, PQFP48, LQFP-48

DJLXT972MLC.A4SE000 Parametric

Parameter Name	Attribute value
Maker	Inphi Corporation
package instruction	LFQFP,
Reach Compliance Code	unknown
JESD-30 code	S-PQFP-G48
length	7 mm
Number of functions	1
Number of terminals	48
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.6 mm
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	ETHERNET TRANSCEIVER
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Intel

LXT972M Single-Port 10/100 Mbps

PHY Transceiver

Datasheet

The Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver is an IEEE compliant Fast

Ethernet PHY Transceiver that directly supports both 100BASE-TX and 10BASE-T applications. It

provides a Media Independent Interface (MII) for easy attachment to 10/100 Media Access

Controllers (MACs). Both full and half-duplex operation at 10 Mbps and 100 Mbps is supported.

Operation mode can be set to auto-negotiation, parallel detection, or manual control. The device is

powered from a single 3.3V power supply.

Applications

■

Combination 10BASE-T/100BASE-TX

Network Interface Cards (NICs)

Wireless access points

Network printers

■

10/100 Personal Computer Memory Card

International Association (PCMCIA) cards

Cable Modems and Set-Top Boxes

Product Features

■

3.3V Operation

IEEE 802.3-compliant 10BASE-T or

100BASE-TX with integrated filters

Auto-negotiation and parallel detection

MII interface with extended register

capability

Robust baseline wander correction

■

Carrier Sense Multiple Access / Collision

Detection (CSMA/CD) or full-duplex

operation

JTAG boundary scan

MDIO serial port or hardware pin

configurable

Integrated, programmable LED drivers

48-pin Low-profile Quad Flat Package

RESET_L

ADDR[1:0]

MDIO

MDC

Management /

Mode Select

Logic

Power Supply

Clock

Generator

VCC

GND

REFCLK/XI

TX_EN

TXD[3:0]

TX PCS

Manchester

Encoder

Parallel/Serial

Converter

Scrambler

100

& Encoder

Auto

Negotiation

Set

OSP

Pulse

Shaper

Driver

TP Out

TPOP

TPON

TX_CLK

LED/CFG[3:1]

JTAG

COL

Collision

Detect

Clock

Generator

Media

Select

OSP

Adaptive EQ with

Baseline Wander

Cancellation

100TX

TDI

TDO

TMS

TCK

TRST_L

TP In

TPIP

TPIN

RX_CLK

RXD[3:0]

RX P CS

RX_DV

CRS

RX_ER

Serial-to-

Parallel

Carrier Sense Converter

Data Valid

Error Detect

100

Manchester

Decoder

Decoder &

Descrambler

OSP

Slicer

10BT

B3387-13

Document Number: 302875-004

Revision Date: February 18, 2005

Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL

PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY

ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN

INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS

ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES

RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER

INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or

in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for

future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver may contain design defects or errors known as errata which may cause the product to

deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling

1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Datasheet

Document Number: 302875-004

Revision Date: February 18, 2005

Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver

Contents

1.0

Introduction to This Document ......................................................................................... 11

1.1

1.2

2.0

3.0

4.0

5.0

Document Overview ............................................................................................11

Related Documents............................................................................................. 11

Block Diagram for Intel

LXT972M Transceiver............................................................... 12

Pin Assignments for Intel

LXT972M Transceiver ...........................................................13

Signal Descriptions for Intel

LXT972M Transceiver ....................................................... 17

Functional Description...................................................................................................... 23

5.1

Introduction.......................................................................................................... 24

5.1.1 Comprehensive Functionality ................................................................. 24

5.1.2 Optimal Signal Processing Architecture ................................................. 24

Network Media / Protocol Support.......................................................................25

5.2.1 10/100 Network Interface .......................................................................25

5.2.2 MII Data Interface ................................................................................... 27

5.2.3 Configuration Management Interface ..................................................... 28

Operating Requirements .....................................................................................30

5.3.1 Power Requirements ..............................................................................30

5.3.2 Clock Requirements ............................................................................... 30

Initialization.......................................................................................................... 31

5.4.1 MDIO Control Mode and Hardware Control Mode .................................33

5.4.2 Reduced-Power Modes .......................................................................... 34

5.4.3 Reset for Intel

LXT972M Transceiver................................................... 34

5.4.4 Hardware Configuration Settings ...........................................................35

Establishing Link .................................................................................................36

5.5.1 Auto-Negotiation.....................................................................................36

5.5.2 Parallel Detection ................................................................................... 37

MII Operation....................................................................................................... 38

5.6.1 MII Clocks............................................................................................... 39

5.6.2 Transmit Enable .....................................................................................40

5.6.3 Receive Data Valid ................................................................................. 40

5.6.4 Carrier Sense ......................................................................................... 41

5.6.5 Error Signals........................................................................................... 41

5.6.6 Collision .................................................................................................. 41

5.6.7 Loopback................................................................................................ 42

100 Mbps Operation ............................................................................................43

5.7.1 100BASE-X Network Operations ...........................................................43

5.7.2 Collision Indication ................................................................................. 46

5.7.3 100BASE-X Protocol Sublayer Operations ............................................ 47

10 Mbps Operation.............................................................................................. 52

5.8.1 10BASE-T Preamble Handling ............................................................... 52

5.8.2 10BASE-T Carrier Sense .......................................................................52

5.8.3 10BASE-T Dribble Bits ........................................................................... 52

5.8.4 10BASE-T Link Integrity Test ................................................................. 53

5.8.5 Link Failure ............................................................................................. 53

5.2

5.3

5.4

5.5

5.6

5.7

5.8

Datasheet

Document Number: 302875-004

Revision Date: February 18, 2005

Intel

LXT972M Single-Port 10/100 Mbps PHY Transceiver

5.9

5.10

5.8.6 10BASE-T SQE (Heartbeat) .................................................................. 53

5.8.7 10BASE-T Jabber .................................................................................. 53

5.8.8 10BASE-T Polarity Correction................................................................ 53

Monitoring Operations ......................................................................................... 54

5.9.1 Monitoring Auto-Negotiation................................................................... 54

5.9.2 Monitoring Next Page Exchange............................................................ 54

5.9.3 LED Functions........................................................................................ 55

5.9.4 LED Pulse Stretching ............................................................................. 56

Boundary Scan (JTAG 1149.1) Functions .......................................................... 57

5.10.1 Boundary Scan Interface........................................................................ 57

5.10.2 State Machine ........................................................................................ 57

5.10.3 Instruction Register ................................................................................ 57

5.10.4 Boundary Scan Register ........................................................................ 58

5.10.5 Device ID Register ................................................................................. 58

6.0

Application Information..................................................................................................... 59

6.1

6.2

Magnetics Information ......................................................................................... 59

Typical Twisted-Pair Interface ............................................................................. 59

7.0

Electrical Specifications ................................................................................................... 63

7.1

7.2

Electrical Parameters .......................................................................................... 63

Timing Diagrams ................................................................................................. 67

8.0

9.0

10.0

11.0

Intel

LXT972M Transceiver Package Specifications...................................................... 92

Product Ordering Information ........................................................................................... 93

Datasheet

Document Number: 302875-004

Revision Date: February 18, 2005

Recommended Resources

CMOS interface circuit

Electronic thermometer circuit

Loudness circuit using ordinary potentiometer

Wire-controlled music lantern circuit (1)

Solar water heater water level automatic control circuit

HT-82014 circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components